Single Event Induced Multiple Bit Errors and the Effects of Logic Masking

We apply a model and heavy-ion cross section data to predict the potential that one single event upset (SEU) will induce multiple bit errors (MBEs) by the next clock-cycle of a synchronous design.

[1]  Vishwani D. Agrawal,et al.  Soft error rate determination for nanoscale sequential logic , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[2]  Marek Turowski,et al.  Single-event effects in advanced CMOS technologies - Analysis and mitigation , 2015, MIXDES.

[3]  R.A. Reed,et al.  Heavy Ion Testing and Single Event Upset Rate Prediction Considerations for a DICE Flip-Flop , 2009, IEEE Transactions on Nuclear Science.

[4]  A. B. Campbell,et al.  Charge collection from focussed picosecond laser pulses , 1988 .

[5]  Y. Yagil,et al.  A systematic approach to SER estimation and solutions , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[6]  N. Seifert,et al.  Timing vulnerability factors of sequentials , 2004, IEEE Transactions on Device and Materials Reliability.

[7]  Mehdi Baradaran Tahoori,et al.  An accurate SER estimation method based on propagation probability [soft error rate] , 2005, Design, Automation and Test in Europe.

[8]  Jonathan Pellish,et al.  Characterizing the Effects of Single Event Upsets on Synchronous Data Paths , 2013, IEEE Transactions on Nuclear Science.

[9]  Clive ldMax rd Maxfield,et al.  The design warrior's guide to FPGAs , 2004 .