Double Gate Tunnel FET with ultrathin silicon body and high-k gate dielectric

In this paper we propose a novel design for a double gate tunnel field effect transistor (DG TFET), for which the simulations show significant improvements compared with single gate devices with a SiO 2 gate dielectric. For the first time, double gate devices using a high-K gate dielectric are explored, showing on-current as high as 1 mA for a gate voltage of 1.2 V, reduced off-current as low as 0.1 fA, improved average subthreshold swing of 52 mV/decade, and a minimum point slope of 18 mV/decade. An Ion/Ioff ratio of more than 1012 is shown

[1]  Kevin Barraclough,et al.  I and i , 2001, BMJ : British Medical Journal.

[2]  F. Balestra,et al.  Double-gate silicon-on-insulator transistor with volume inversion: A new device with greatly enhanced performance , 1987, IEEE Electron Device Letters.

[3]  G. Amaratunga,et al.  Silicon surface tunnel transistor , 1995 .

[4]  J. Knoch,et al.  A novel concept for field-effect transistors - the tunneling carbon nanotube FET , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..

[5]  S. Sedlmaier,et al.  Vertical tunnel field-effect transistor , 2004, IEEE Transactions on Electron Devices.

[6]  Wei Zhao,et al.  Analytic expression and approach for low subthreshold-swing tunnel transistors , 2005, 63rd Device Research Conference Digest, 2005. DRC '05..

[7]  A. Toriumi,et al.  Three-terminal silicon surface junction tunneling device for room temperature operation , 1999, IEEE Electron Device Letters.

[8]  I. Eisele,et al.  A simulation approach to optimize the electrical parameters of a vertical tunnel FET , 2005, IEEE Transactions on Electron Devices.

[9]  D. Schmitt-Landsiedel,et al.  The tunneling field effect transistor (TFET) as an add-on for ultra-low-voltage analog and digital processes , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[10]  W. Hansch,et al.  A vertical MOS-gated Esaki tunneling transistor in silicon , 2000 .

[11]  Doris Schmitt-Landsiedel,et al.  Complementary tunneling transistor for low power application , 2004 .

[12]  Keunwoo Kim,et al.  Double-gate CMOS: symmetrical- versus asymmetrical-gate devices , 2001 .

[13]  I. Eisele,et al.  Performance Enhancement of Vertical Tunnel Field-Effect Transistor with SiGe in the δp+ Layer , 2004 .

[14]  J. Appenzeller,et al.  Band-to-band tunneling in carbon nanotube field-effect transistors. , 2004, Physical review letters.

[15]  S. Luryi,et al.  Lateral interband tunneling transistor in silicon-on-insulator , 2004 .