Chip-Level Substrate Coupling Analysis with Reference Structures for Verification

Chip-level substrate coupling analysis uses F-matrix computation with slice-and-stack execution to include highly concentrated substrate resistivity gradient. The technique that has been applied to evaluation of device-level isolation structures against substrate coupling is now developed into chip-level substrate noise analysis. A time-series divided parasitic capacitance (TSDPC) model is equivalent to a transition controllable noise source (TCNS) circuit that captures noise generation in a CMOS digital circuit. A reference structure incorporating TCNS circuits and an array of on-chip high precision substrate noise monitors provides a basis for the verification of chip-level analysis of substrate coupling in a given technology. Test chips fabricated in two different wafer processings of 0.30-μm and 0.18-μm CMOS technologies demonstrate the universal availability of the proposed analysis techniques. Substrate noise simulation achieves no more than 3 dB discrepancy in peak amplitude compared to measurements with 100-ps/100-μV resolution, enabling precise evaluation of the impacts of the distant placements of sensitive devices from sources of noise as well as application of guard ring/band structures.

[1]  Shoichi Masui,et al.  Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits , 1993 .

[2]  Takashi Morie,et al.  Physical design guides for substrate noise reduction in CMOS digital circuits , 2001 .

[3]  Atsushi Iwata,et al.  Chip-level substrate noise analysis with network reduction by fundamental matrix computation , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[4]  Atsushi Iwata,et al.  Evaluation of Isolation Structures against High-Frequency Substrate Coupling in Analog/Mixed-Signal Integrated Circuits , 2007, IEICE Trans. Fundam. Electron. Commun. Comput. Sci..

[5]  T. Morie,et al.  Measurements and analyses of substrate noise waveform in mixed signal IC environment , 1999, Proceedings of the IEEE 1999 Custom Integrated Circuits Conference (Cat. No.99CH36327).

[6]  Andrew T. Yang,et al.  Integrated circuit substrate coupling models based on Voronoi tessellation , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Makoto Nagata,et al.  A substrate noise analysis methodology for large-scale mixed-signal ICs , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[8]  Alberto L. Sangiovanni-Vincentelli,et al.  Substrate optimization based on semi-analytical techniques , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Wen Wang,et al.  Chip Substrate Resistance Modeling Technique for Integrated Circuit Design , 1984, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Ali Afzali-Kusha,et al.  Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation , 2006, Proceedings of the IEEE.

[11]  T.S. Fiez,et al.  A scalable substrate noise coupling model for design of mixed-signal IC's , 2000, IEEE Journal of Solid-State Circuits.

[12]  David J. Allstot,et al.  Simulation techniques and solutions for mixed-signal coupling in integrated circuits , 1994 .

[13]  T. Morie,et al.  Modeling substrate noise generation in CMOS digital integrated circuits , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[14]  Atsushi Iwata,et al.  Substrate noise analysis with compact digital noise injection and substrate models , 2002, Proceedings of ASP-DAC/VLSI Design 2002. 7th Asia and South Pacific Design Automation Conference and 15h International Conference on VLSI Design.