A novel programmable pulse-broadening time amplifier controlled by node capacitance

A novel programmable pulse-broadening time amplifier (TA) is proposed, which realizes the time-difference amplification of the rising edge, falling edge and pulse width of the output clock signal simultaneously. However, the recently reported TAs only realize either the time-difference amplification of the signal edge or the signal pulse width. According to the constant-slope principle, the transient amplified state and the steady amplified state exist in the circuit states. As a result, the proposed TA realizes a fixed time-gain amplification. With the variable-slope principle, their time gains are linear-programmable by controlling a 6-bit binary complementary capacitance-switching matrix simply. Besides, the input pulse-width range is flexible-adjustable by changing the period of input clock signal. Under the 0.13um process, the pulse-width range varies between (−100ps, +100ps) at the center of the 50% duty cycle of the input. The ranges of the time gains of the output rising edge, output falling edge and the output pulse are [0.782 12.53], [1.8 13.9], [2.59 26.4]. The variable ranges of the relative time gain errors of them are [0.16% 3.47%], [0.42% 0.91%], [0.36% 1.89%]. Compared with the latest TA, its peak-to-peak time gain error of the falling edge improves much by about 14 times.

[1]  Rui Paulo Martins,et al.  Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Tai-Cheng Lee,et al.  A 5 GHz Fractional-$N$ ADC-Based Digital Phase-Locked Loops With −243.8 dB FOM , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Byungsub Kim,et al.  Analysis of an Open-Loop Time Amplifier With a Time Gain Determined by the Ratio of Bias Current , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Eric A. M. Klumperink,et al.  A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging , 2015, IEEE Journal of Solid-State Circuits.

[5]  SeongHwan Cho,et al.  A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register , 2014, IEEE Journal of Solid-State Circuits.

[6]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[7]  Jae-Yoon Sim,et al.  A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 $\mu$ m CMOS , 2010, IEEE Journal of Solid-State Circuits.

[8]  Jan Craninckx,et al.  A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[9]  K. Asada,et al.  Time difference amplifier using closed-loop gain control , 2009, 2009 Symposium on VLSI Circuits.