A novel programmable pulse-broadening time amplifier controlled by node capacitance
暂无分享,去创建一个
[1] Rui Paulo Martins,et al. Uniform Quantization Theory-Based Linearity Calibration for Split Capacitive DAC in an SAR ADC , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[2] Tai-Cheng Lee,et al. A 5 GHz Fractional-$N$ ADC-Based Digital Phase-Locked Loops With −243.8 dB FOM , 2016, IEEE Transactions on Circuits and Systems I: Regular Papers.
[3] Byungsub Kim,et al. Analysis of an Open-Loop Time Amplifier With a Time Gain Determined by the Ratio of Bias Current , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[4] Eric A. M. Klumperink,et al. A High-Linearity Digital-to-Time Converter Technique: Constant-Slope Charging , 2015, IEEE Journal of Solid-State Circuits.
[5] SeongHwan Cho,et al. A 9 bit, 1.12 ps Resolution 2.5 b/Stage Pipelined Time-to-Digital Converter in 65 nm CMOS Using Time-Register , 2014, IEEE Journal of Solid-State Circuits.
[6] A.A. Abidi,et al. A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.
[7] Jae-Yoon Sim,et al. A 1 GHz ADPLL With a 1.25 ps Minimum-Resolution Sub-Exponent TDC in 0.18 $\mu$ m CMOS , 2010, IEEE Journal of Solid-State Circuits.
[8] Jan Craninckx,et al. A 10-bit, 550-fs step Digital-to-Time Converter in 28nm CMOS , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).
[9] K. Asada,et al. Time difference amplifier using closed-loop gain control , 2009, 2009 Symposium on VLSI Circuits.