A 54*54-b regularly structured tree multiplier

A 54-b*54-b parallel multiplier was implemented in 0.88- mu m CMOS using the new, regularly structured tree (RST) design approach. The circuit is basically a Wallace tree, but the tree and the set of partial-product-bit generators are combined into a recurring block which generates seven partial-product bits and compresses them to a pair of bits for the sum and carry signals. This block is used repeatedly to construct an RST block in which even wiring among blocks included in wire shifters is designed as recurring units. By using recurring wire shifters, the authors can expand the level of repeated blocks to cover the entire adder tree, which simplifies the complicated Wallace tree wiring scheme. In addition, to design time savings, layout density is increased by 70% to 6400 transistors/mm/sup 2/, and the multiplication time is decreased by 30% to 13 ns. >

[1]  Andrew D. Booth,et al.  A SIGNED BINARY MULTIPLICATION TECHNIQUE , 1951 .

[2]  Christopher S. Wallace,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[3]  Rein Turn.  Computers in the 1980s , 1974 .

[4]  L. Kohn,et al.  A 1,000,000 transistor microprocessor , 1989, IEEE International Solid-State Circuits Conference, 1989 ISSCC. Digest of Technical Papers.

[5]  J.H. Crawford.  The i486 CPU: executing instructions in one clock cycle , 1990, IEEE Micro.

[6]  Kazuo Yano,et al.  A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logic , 1990 .

[7]  C. C. Stearns,et al.  Yet another multiplier architecture , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[8]  Peter W. Cook,et al.  Second-generation RISC floating point with multiply-add fused , 1990 .

[9]  S. Dholakia,et al.  A data-path multiplier with automatic insertion of pipeline stages , 1990 .

[10]  T. Noguchi,et al.  A 15-ns 32*32-b CMOS multiplier with an improved parallel structure , 1990 .

[11]  J. Labrousse,et al.  A 500 MHz microprocessor with a very long instruction word architecture , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[12]  Michael G. Gallup,et al.  The 68040 processor. I. Design and implementation , 1990, IEEE Micro.

[13]  R. A. Sadler,et al.  A 6.5-ns GaAs 20*20-b parallel multiplier with 67-ps gate delay , 1990 .

[14]  M. Nagamatsu,et al.  A 10 ns 54*54 b parallel structured full array multiplier with 0.5 mu m CMOS technology , 1991 .

[15]  T. Sato,et al.  A Regularly Structured 54-bit Modified-Wallace-Tree Multiplier , 1991, VLSI.

[16]  G. Goto,et al.  An 8.5-ns 112-bit transmission gate adder with a conflict-free bypass circuit , 1991, 1991 Symposium on VLSI Circuits.