Manufacturability issues with double patterning for 50-nm half-pitch single damascene applications using RELACS shrink and corresponding OPC
暂无分享,去创建一个
Vincent Wiaux | Ivan Ciofi | Herbert Struyf | Maaike Op de Beeck | Janko Versluijs | Tom Vandeweyer | Dirk Hendrickx | Jan Van Olmen
[1] Han-Ku Cho,et al. Most Efficient Alternative Manner of Patterning sub-80 nm Contact Holes and Trenches with 193 nm Lithography , 2004 .
[2] Tetsuro Hanawa,et al. Newly Developed Resolution Enhancement Lithography Assisted by Chemical Shrink Process and Materials for Next-Generation Devices , 2006 .
[3] Chang-Moon Lim,et al. Positive and negative tone double patterning lithography for 50nm flash memory , 2006, SPIE Advanced Lithography.
[4] Vincent Wiaux,et al. Double pattern EDA solutions for 32nm HP and beyond , 2007, SPIE Advanced Lithography.
[5] M. Van Hove,et al. Double patterning scheme for sub-0.25 k1 single damascene structures at NA=0.75, λ=193nm , 2004, SPIE Advanced Lithography.
[6] Olivier Joubert,et al. Dielectric Trenches Patterning: Metallic Vs Organic Hard Mask , 2007 .