Creator: general and efficient multilevel concurrent fault simulation

Accuracy, generality and efficiency are critical factors when fault simulation of VLSI circuits is the target. The concurrent algorithm is the only approach that satisfies these requirements. In the paper the minimal information concept is discussed, and its applications on the key algorithms for concurrent event-driven simulation are shown. New advanced generalized techniques are presented for the first time in a truly unified context. They are not related to a specific abstraction level, and lead to an intrinsic multilevel concurrent simulation algorithm. The implementation in the fault simulator Creator is described.

[1]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1974, Computer.

[2]  Ernst G. Ulrich Concurrent Simulation at the Switch, Gate, and Register Levels , 1985, ITC.

[3]  Silvano Gai,et al.  Advances in Concurrent Multilevel Simulation , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  F. Somenzi,et al.  MOZART: a concurrent multilevel simulator , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Ernst G. Ulrich,et al.  Concurrent simulation of nearly identical digital networks , 1973, Computer.