A 1 GS/s 12-bit pipelined folding ADC with a novel encoding algorithm

In this paper, a 1-GS/s 12-bit pipelined folding analog-to-digital converter (ADC) fabricated in 40 nm CMOS technology is presented. A new encoding algorithm based on distributed quantization is proposed to simplify the quantization process of the structure with odd folding factor and reduce the hardware consumption of the circuit. The ADC achieves spurious free dynamic range (SFDR) > 72 dB and signal-to-noise and distortion ratio (SNDR) > 57 dB in low input frequencies.

[1]  Min Lin,et al.  A 12 bit 120 MS/s SHA-less pipeline ADC with capacitor mismatch error calibration , 2018, IEICE Electron. Express.

[2]  Gabriele Manganaro,et al.  A 12-b 10-GS/s Interleaved Pipeline ADC in 28-nm CMOS Technology , 2017, IEEE Journal of Solid-State Circuits.

[3]  Dongjoo Kim,et al.  Design of a 9-bit 1GS/s CMOS folding A/D converter with a boundary error reduction technique , 2014, 2014 27th IEEE International System-on-Chip Conference (SOCC).

[4]  Minkyu Song,et al.  A high precision CMOS folding A/D Converter with an Odd number of folding blocks , 2013, 2013 International SoC Design Conference (ISOCC).

[5]  Claudio Nani,et al.  A 480 mW 2.6 GS/s 10b Time-Interleaved ADC With 48.5 dB SNDR up to Nyquist in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[6]  Minkyu Song,et al.  A 10-b 500MS/s CMOS cascaded folding A/D converter with a hybrid calibration and a prevision error correction logic , 2011, 2011 IEEE 9th International New Circuits and systems conference.

[7]  Tetsuya Matsumoto,et al.  A Background Self-Calibrated 6b 2.7 GS/s ADC With Cascade-Calibrated Folding-Interpolating Architecture , 2010, IEEE Journal of Solid-State Circuits.

[8]  Pier Andrea Francese,et al.  A 1.8 V 1.0 GS/s 10b Self-Calibrating Unified-Folding-Interpolating ADC With 9.1 ENOB at Nyquist Frequency , 2009, IEEE Journal of Solid-State Circuits.

[9]  Pier Andrea Francese,et al.  A 1.8V 1.0GS/s 10b self-calibrating unified-folding-interpolating ADC with 9.1 ENOB at Nyquist frequency , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[10]  Bram Nauta,et al.  A 1.35 GS/s, 10 b, 175 mW Time-Interleaved AD Converter in 0.13 µm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[11]  Michael P. Flynn,et al.  A 57 dB SFDR digitally calibrated 500 MS/s folding ADC in 0.18 μm digital CMOS , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[12]  Yu-Hong Lin,et al.  Nyquist-Rate Current-Steering Digital-to-Analog Converters With Random Multiple Data-Weighted Averaging Technique and $Q^{N}$ Rotated Walk Switching Scheme , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  R.C. Taft,et al.  A 1.8-V 1.6-GSample/s 8-b self-calibrating folding ADC with 7.26 ENOB at Nyquist frequency , 2004, IEEE Journal of Solid-State Circuits.