GPU-Accelerated Wire-Length Estimation for FPGA Placement
暂无分享,去创建一个
[1] Vaughn Betz,et al. VPR: A new packing, placement and routing tool for FPGA research , 1997, FPL.
[2] Pinaki Mazumder,et al. VLSI cell placement techniques , 1991, CSUR.
[3] Jason Cong,et al. Parallel multi-level analytical global placement on graphics processing units , 2009, 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers.
[4] Jason Luu,et al. VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2009, FPGA '09.
[5] Andrew A. Kennings,et al. Improving Simulated Annealing-Based FPGA Placement With Directed Moves , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Jianwen Zhu,et al. Towards scalable placement for FPGAs , 2010, FPGA '10.
[7] Chih-Liang Eric Cheng. RISA: accurate and efficient placement routability modeling , 1994, ICCAD.
[8] Vaughn Betz,et al. Architecture and CAD for Deep-Submicron FPGAS , 1999, The Springer International Series in Engineering and Computer Science.
[9] Meng Yang,et al. FPGA placement optimization by two-step unified Genetic Algorithm and Simulated Annealing algorithm , 2006 .
[10] Ming Xu,et al. Near-linear wirelength estimation for FPGA placement , 2009, 2009 Canadian Conference on Electrical and Computer Engineering.
[11] Miguel A. Vega-Rodríguez,et al. A FPGA Optimization Tool Based on a Multi-island Genetic Algorithm Distributed over Grid Environments , 2008, 2008 Eighth IEEE International Symposium on Cluster Computing and the Grid (CCGRID).