Rapid Balise Telegram Decoder With Modified LFSR Architecture for Train Protection Systems

We propose a novel balise telegram decoding scheme for RFID-based high-speed train protection systems. To reduce the amount of position errors by minimizing the decoding latency, the proposed scheme enables the decoder to have opportunities to find a valid telegram during single balise passage by reutilizing the values from previous failures. We also present a modified linear-feedback shift register (LFSR) and parallel connection of LFSR units to complete both error detection and synchronization of telegrams in one cycle. The experimental results show that the proposed scheme achieves approximately 2000 times faster error detection and synchronization than traditional architectures.

[1]  Zbigniew T. Kalbarczyk,et al.  Data Integrity Threats and Countermeasures in Railway Spot Transmission Systems , 2017, ACM Trans. Cyber Phys. Syst..

[2]  Sadiq M. Sait,et al.  A Fault Tolerance Technique for Combinational Circuits Based on Selective-Transistor Redundancy , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Yi Yang,et al.  A Newly Developed Safety-Critical Computer System for China Metro , 2013, IEEE Transactions on Intelligent Transportation Systems.

[4]  Ricardo González-Toral,et al.  Reducing the Power Consumption of Fault Tolerant Registers Through Hybrid Protection , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Marivi Higuero,et al.  Eurobalise-Train communication modelling to assess interferences in railway control signalling systems , 2016, Netw. Protoc. Algorithms.

[6]  Zhongfeng Wang,et al.  High-Speed Parallel LFSR Architectures Based on Improved State-Space Transformations , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Robert H. Deng,et al.  Position Manipulation Attacks to Balise-Based Train Automatic Stop Control , 2018, IEEE Transactions on Vehicular Technology.

[8]  Keshab K. Parhi,et al.  High-Speed Parallel Architectures for Linear Feedback Shift Registers , 2011, IEEE Transactions on Signal Processing.

[9]  In-Cheol Park,et al.  Efficient Parallel Architecture for Linear Feedback Shift Registers , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.