An Acceleration of Soft Error Torelance Estimation Method for Sequential Circuits by Reducing the Number of States