SD-MAC: Design and Synthesis of a Hardware-Efficient Collision-Free QoS-Aware MAC Protocol for Wireless Network-on-Chip

To bridge the widening gap between computation requirements and communication efficiency faced by gigascale heterogeneous SoCs in the upcoming ubiquitous era, a new on-chip communication system, dubbed Wireless Network-on-Chip (WNoC), is introduced by using the recently developed CMOS UWB wireless interconnection technology. In this paper, a synchronous and distributed medium access control (SD-MAC) protocol is designed and implemented. Tailored for WNoC, SD-MAC employs a binary countdown approach to resolve channel contention between RF nodes. The receiver_select_sender mechanism and hidden terminal elimination scheme are proposed to increase the throughput and channel utilization of the system. Our simulation study shows the promising performance of SD-MAC in terms of throughput, latency, and network utilization. We further propose a QoS-aware SD-MAC to ensure the serviceability of the entire system and to improve the bandwidth utilization. As a major component of simple and compact RF node design, a MAC unit implements the proposed SD-MAC that guarantees correct operation of synchronized frames while keeping overhead low. The synthesis results demonstrate several attractive features such as high speed, low power consumption, nice scalability and low area cost.

[1]  Luca Benini,et al.  Network-on-chip architectures and design methods , 2005 .

[2]  Hoi-Jun Yoo,et al.  Low-power network-on-chip for high-performance SoC design , 2006, IEEE Trans. Very Large Scale Integr. Syst..

[3]  Yi Wang,et al.  MTNET: Design and Optimization of a Wireless SOC Test Framework , 2006, 2006 IEEE International SOC Conference.

[4]  Arnab Banerjee,et al.  A Power and Energy Exploration of Network-on-Chip Architectures , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[5]  Yi Wang,et al.  MTNet: Design of a Wireless Test Framework for Heterogeneous Nanometer Systems-on-Chip , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  T. Kikkawa,et al.  Transient characteristics of integrated dipole antennas on silicon for ultra wideband wireless interconnects , 2004, IEEE Antennas and Propagation Society Symposium, 2004..

[7]  Kamel Benaissa,et al.  RF CMOS on high-resistivity substrates for system-on-chip applications , 2003 .

[8]  Radu Marculescu,et al.  System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[9]  Ran Ginosar,et al.  QNoC: QoS architecture and design process for network on chip , 2004, J. Syst. Archit..

[10]  Mau-Chung Frank Chang,et al.  Multi-I/O and reconfigurable RF/wireless interconnect based on near field capacitive coupling and multiple access techniques , 2000, Proceedings of the IEEE 2000 International Interconnect Technology Conference (Cat. No.00EX407).

[11]  A. Sugavanam,et al.  Wireless communications using integrated antennas , 2003, Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695).

[12]  Saurabh Ganeriwal,et al.  Network-Wide Time Synchronization in Sensor Networks , 2003 .

[13]  Kees G. W. Goossens,et al.  Bringing communication networks on a chip: test and verification implications , 2003, IEEE Commun. Mag..

[14]  Takamaro Kikkawa,et al.  A Single-chip Ultra-Wideband Receiver using Silicon Integrated Antennas for Inter-chip Wireless Interconnection , 2006 .

[15]  Yi Wang,et al.  Design and Implementation of Routing Scheme for Wireless Network-on-Chip , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[16]  Kees Goossens,et al.  AEthereal network on chip: concepts, architectures, and implementations , 2005, IEEE Design & Test of Computers.

[17]  Yi Wang,et al.  The design and synthesis of a synchronous and distributed MAC protocol for wireless network-on-chip , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[18]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.

[19]  A. Sugavanam,et al.  On-chip antennas in silicon ICs and their application , 2005, IEEE Transactions on Electron Devices.

[20]  Nobuo Sasaki,et al.  A 0.18 μm CMOS Impulse Radio Based UWB Transmitter for Global Wireless Interconnections of 3D Stacked-Chip System , 2006 .

[21]  Li-Shiuan Peh,et al.  Polaris: A System-Level Roadmapping Toolchain for On-Chip Interconnection Networks , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[22]  T. Sakurai,et al.  Analysis and design of inductive coupling and transceiver circuit for inductive inter-chip wireless superconnect , 2005, IEEE Journal of Solid-State Circuits.

[23]  T. Kikkawa,et al.  A Single-Chip Ultra-Wideband Receiver With Silicon Integrated Antennas for Inter-Chip Wireless Interconnection , 2009, IEEE Journal of Solid-State Circuits.

[24]  Payman Zarkesh-Ha,et al.  Interconnect opportunities for gigascale integration , 2002, IBM J. Res. Dev..

[25]  Kay Römer.  Time synchronization in ad hoc networks , 2001, MobiHoc '01.

[26]  Frank Harary,et al.  Graph Theory , 2016 .

[27]  Alain Greiner,et al.  SPIN: a scalable, packet switched, on-chip micro-network , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[28]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[29]  Radu Marculescu,et al.  DyAD - smart routing for networks-on-chip , 2004, Proceedings. 41st Design Automation Conference, 2004..

[30]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[31]  Martin Margala,et al.  Design of a wireless test control network with radio-on-chip technology for nanometer system-on-a-chip , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[32]  Huaping Liu,et al.  Ultra-wideband for multiple access communications , 2005, IEEE Communications Magazine.

[33]  Jens Sparsø,et al.  A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip , 2005, Design, Automation and Test in Europe.

[34]  Vwani P. Roychowdhury,et al.  RF/wireless interconnect for inter- and intra-chip communications , 2001, Proc. IEEE.