Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1-/spl mu/m MOSFET's with epitaxial and /spl delta/-doped channels

A detailed three-dimensional (3-D) statistical "atomistic" simulation study of fluctuation-resistant sub 0.1-/spl mu/m MOSFET architectures with epitaxial channels and delta doping is presented. The need for enhancing the fluctuation resistance of the sub-0.1-/spl mu/m generation transistors is highlighted by presenting summarized results from atomistic simulations of a wide range of conventional devices with uniformly doped channels. According to our atomistic results, the doping concentration dependence of the random dopant-induced threshold voltage fluctuations in conventional devices is stronger than the analytically predicted fourth-root dependence. As a result of this, the scaling of such devices will be restricted by the "intrinsic" random dopant-induced fluctuations earlier than anticipated. Our atomistic simulations confirm that the introduction of a thin epitaxial layer in the MOSFET's channel can efficiently suppress the random dopant-induced threshold voltage fluctuations in sub-0.1-/spl mu/m devices. For the first time, we observe an "anomalous" reduction in the threshold voltage fluctuations with an increase in the doping concentration behind the epitaxial channel, which we attribute to screening effects. Also, for the first time we study the effect of a delta doping, positioned behind the epitaxial layer, on the intrinsic threshold voltage fluctuations. Above a certain thickness of epitaxial layer, we observe a pronounced anomalous decrease in the threshold voltage fluctuation with the increase of the delta doping. This phenomenon, which is also associated with screening, enhances the importance of the delta doping in the design of properly scaled fluctuation-resistant sub-0.1-/spl mu/m MOSFET's.

[1]  C. Mead,et al.  Fundamental limitations in microelectronics—I. MOS technology , 1972 .

[2]  R.W. Keyes,et al.  Physical limits in digital electronics , 1975, Proceedings of the IEEE.

[3]  K. R. Lakshmikumar,et al.  Characterisation and modeling of mismatch in MOS transistors for precision analog design , 1986 .

[4]  Shinji Okazaki,et al.  0.1 mu m CMOS devices using low-impurity-channel transistors (LICT) , 1990, International Technical Digest on Electron Devices.

[5]  Fumio Horiguchi,et al.  Impact of surrounding gate transistor (SGT) for ultra-high-density LSI's , 1991 .

[6]  Naoyuki Shigyo,et al.  Effects of microscopic fluctuations in dopant distributions on MOSFET threshold voltage , 1992 .

[7]  H. Wong,et al.  Three-dimensional "atomistic" simulation of discrete random dopant distribution effects in sub-0.1 /spl mu/m MOSFET's , 1993, Proceedings of IEEE International Electron Devices Meeting.

[8]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[9]  D. Burnett,et al.  Implications of fundamental threshold voltage variations for high-density SRAM and logic circuits , 1994, Proceedings of 1994 VLSI Technology Symposium.

[10]  Michel Steyaert,et al.  Threshold voltage mismatch in short-channel MOS transistors , 1994 .

[11]  D. Flandre,et al.  Modeling of ultrathin double-gate nMOS/SOI transistors , 1994 .

[12]  D. Schmitt-Landsiedel,et al.  Intra-die device parameter variations and their impact on digital CMOS gates at low supply voltages , 1995, Proceedings of International Electron Devices Meeting.

[13]  Xinghai Tang,et al.  Random MOSFET parameter fluctuation limits to gigascale integration (GSI) , 1996, 1996 Symposium on VLSI Technology. Digest of Technical Papers.

[14]  T. Mizuno.  Influence of Statistical Spatial-Nonuniformity of Dopant Atoms on Threshold Voltage in a System of Many MOSFETs , 1996 .

[15]  K. Takeuchi,et al.  Channel engineering for the reduction of random-dopant-placement-induced threshold voltage fluctuation , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[16]  H. Wong,et al.  CMOS scaling into the nanometer regime , 1997, Proc. IEEE.

[17]  Karl Goser,et al.  Matching analysis of deposition defined 50-nm MOSFET's , 1998 .

[18]  Chenming Hu,et al.  A 0.1-/spl mu/m delta-doped MOSFET fabricated with post-low-energy implanting selective epitaxy , 1998 .

[19]  P. Stolk,et al.  Modeling statistical dopant fluctuations in MOS transistors , 1998 .

[20]  C. Yang,et al.  Two-dimensional numerical simulation of Schottky barrier MOSFET with channel length to 10 nm , 1998 .

[21]  G. Knoblinger,et al.  What Do Matching Results of Medium Area MOSFETs Reveal for Large Area Devices in Typical Analog Applications , 1998, 28th European Solid-State Device Research Conference.

[22]  Asen Asenov.  Statistically reliable 'Atomistic' Simulation of Sub 100 nm MOSFETs , 1998 .

[23]  D. Vasileska,et al.  Modeling of deep-submicrometer MOSFETs: random impurity effects, threshold voltage shifts and gate capacitance attenuation , 1998, 1998 Sixth International Workshop on Computational Electronics. Extended Abstracts (Cat. No.98EX116).

[24]  A. Asenov.  Random dopant induced threshold voltage lowering and fluctuations in sub-0.1 /spl mu/m MOSFET's: A 3-D "atomistic" simulation study , 1998 .