A precise Negative Bias Temperature Instability sensor using slew-rate monitor circuitry

Negative Bias Temperature Instability (NBTI) has become an important cause of degradation in scaled PMOS devices, affecting power, performance, yield and reliability of circuits. This paper proposes a scheme to detect PMOS threshold voltage (VTH) degradation using on-chip slew-rate monitor circuitry. The degradation in the PMOS threshold voltage is determined with high resolution by sensing the change in rise time in a stressed ring oscillator. Simulations in IBM's 65nm PD/SOI CMOS technology demonstrate good linearity and an output sensitivity of 0.25mV/mV using the proposed scheme.

[1]  V. Huard,et al.  Hole trapping effect on methodology for DC and AC negative bias temperature instability measurements in PMOS transistors , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[2]  T. Ning,et al.  A model for negative bias temperature instability (NBTI) in oxide and high κ pFETs , 2004, VLSIT 2004.

[3]  V. Huard,et al.  On-the-fly characterization of NBTI in ultra-thin gate oxide PMOSFET's , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[4]  M.A. Alam,et al.  Investigation and modeling of interface and bulk trap generation during negative bias temperature instability of p-MOSFETs , 2004, IEEE Transactions on Electron Devices.

[5]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[6]  C.H. Kim,et al.  Silicon Odometer: An On-Chip Reliability Monitor for Measuring Frequency Degradation of Digital Circuits , 2007, 2007 IEEE Symposium on VLSI Circuits.

[7]  John Keane,et al.  An On-Chip NBTI Sensor for Measuring pMOS Threshold Voltage Degradation , 2010, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Ching-Te Chuang,et al.  On-Chip Process Variation Detection Using Slew-Rate Monitoring Circuit , 2008, 21st International Conference on VLSI Design (VLSID 2008).

[9]  Anas A. Hamoui,et al.  An analytical model for current, delay, and power analysis of submicron CMOS logic circuits , 2000 .

[10]  S. Zafar,et al.  A Model for Negative Bias Temperature Instability in Oxide and High κ pFETs , 2007, 2007 IEEE International Conference on Integrated Circuit Design and Technology.

[11]  G. Ribes,et al.  Paradigm Shift for NBTI Characterization in Ultra-Scaled CMOS Technologies , 2006, 2006 IEEE International Reliability Physics Symposium Proceedings.

[12]  S. Dutta,et al.  A comprehensive delay model for CMOS inverters , 1995 .

[13]  C.H. Kim,et al.  An Analytical Model for Negative Bias Temperature Instability , 2006, 2006 IEEE/ACM International Conference on Computer Aided Design.

[14]  Muhammad Ashraful Alam,et al.  A comprehensive model of PMOS NBTI degradation , 2005, Microelectron. Reliab..

[15]  Yu Cao,et al.  Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[16]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[17]  Dong-Wook Kim,et al.  A simple CMOS delay model for wide applications , 1996, Proceedings of APCCAS'96 - Asia Pacific Conference on Circuits and Systems.

[18]  G. Ribes,et al.  New perspectives on NBTI in advanced technologies: modelling & characterization , 2005, Proceedings of 35th European Solid-State Device Research Conference, 2005. ESSDERC 2005..

[19]  Spiridon Nikolaidis,et al.  Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices , 1998, IEEE J. Solid State Circuits.