16 bit Design of adder subtractor circuit with optimized quantum cost using Feynman, PFAG and WG Gate

Low power effective advanced gadgets are focus of specialists as of late. This point pulled in specialists to center around the reversible advanced circuit configuration approach. In perfect circumstances reversible circuits produce zero power misfortune with enhanced execution. Reversible circuit configuration approach is progressively connected in the territory of DNA figuring, low power CMOS outline, nanotechnology, quantum processing and optical registering and so on. This paper presents two plan approaches for reversible acknowledgment of 16-bit viper subtractor circuit with streamlined quantum cost. These plans are contrasted and existing outlines on some chose execution parameters, for example, add up to number of reversible doors, trash yields and quantum cost. The proposed outline for 16-bit viper subtractor circuit utilizing reversible approach reenacted utilizing Modelsim apparatus and incorporated for Xilinx Spartan 3E with Device XC3S500E with 200 MHz recurrence. This enhanced circuit might be used further for the outlining of low power registering gadgets. Keywords: Reversible Logic Gates; Quantum Cost; Garbage Outputs; 16-Bit Adder-Subtractor Circuit; PFAG gate; WG gate.

[1]  Wenjuan Li,et al.  Using new designed NLG gate for the realization of four-bit reversible numerical comparator , 2010, 2010 International Conference on Educational and Network Technology.

[2]  Keivan Navi,et al.  A Novel Reversible Full Adder Circuit for Nanotechnology Based Systems , 2007 .

[3]  A. Prasad Vinod,et al.  Design of Reversible Sequential Elements With Feasibility of Transistor Implementation , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[4]  Katarzyna Radecka,et al.  Reversible adder/subtractor with overflow detector , 2011, 2011 IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS).

[5]  Belayet Ali,et al.  Design of a High Performance Reversible Multiplier , 2011 .

[6]  Mitchell A. Thornton,et al.  Efficient adder circuits based on a conservative reversible logic gate , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[7]  Keivan Navi,et al.  A Novel Fault Tolerant Reversible Gate For Nanotechnology Based Systems , 2008 .

[8]  Tommaso Toffoli,et al.  Reversible Computing , 1980, ICALP.

[9]  A. V. N. Tilak,et al.  Reversible Arithmetic Logic Unit , 2011, 2011 3rd International Conference on Electronics Computer Technology.

[10]  K. B. Raja,et al.  Low Power Reversible Parallel Binary Adder/Subtractor , 2010, VLSIC 2010.

[11]  R. Landauer,et al.  Irreversibility and heat generation in the computing process , 1961, IBM J. Res. Dev..

[12]  Yu Pang,et al.  A BCD priority encoder designed by reversible logic , 2012, 2012 International Conference on Wavelet Active Media Technology and Information Processing (ICWAMTIP).

[13]  R Chinmaye,et al.  Design, Optimization and Synthesis of Efficient Reversible Logic Binary Decoder , 2012 .

[14]  Pérès,et al.  Reversible logic and quantum computers. , 1985, Physical review. A, General physics.

[15]  N. Ranganathan,et al.  Design of Efficient Reversible Binary Subtractors Based on a New Reversible Gate , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[16]  M. Saravanan,et al.  Energy efficient code converters using reversible logic gates , 2013, 2013 International Conference on Green High Performance Computing (ICGHPC).

[17]  Atal Chaudhuri,et al.  Realization of a Novel Reversible SCG Gate and its Application for Designing Parallel Adder/Subtractor and Match Logic , 2011 .

[18]  S. Lloyd.  Quantum-Mechanical Computers , 1995 .

[19]  T. Toffoli,et al.  Conservative logic , 2002, Collision-Based Computing.

[20]  Majid Haghparast,et al.  On the Synthesis of Different Nanometric Reversible Converters , 2011 .

[21]  Hafiz Md. Hasan Babu,et al.  A Low Power Fault Tolerant Reversible Decoder Using MOS Transistors , 2013, 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems.

[22]  Abu Sadat Md. Sayem,et al.  Optimization of reversible sequential circuits , 2010, ArXiv.

[23]  Charles H. Bennett,et al.  Logical reversibility of computation , 1973 .

[24]  Michael P. Frank,et al.  Introduction to reversible computing: motivation, progress, and challenges , 2005, CF '05.

[25]  M.B. Srinivas,et al.  Novel design and reversible logic synthesis of multiplexer based full adder and multipliers , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[26]  N. Ranganathan,et al.  Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs , 2010, JETC.

[27]  William I. Fletcher.  Engineering approach to digital design , 1980 .

[28]  N. Ranganathan,et al.  Design of Testable Reversible Sequential Circuits , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[29]  R. G. Bennetts.  An Engineering Approach to Digital Design , 1980 .

[30]  Vandana Shukla,et al.  Design of a 4-bit 2's Complement Reversible Circuit for Arithmetic Logic Unit Applications , 2013 .

[31]  Lavanya Thunuguntla,et al.  Designing of Efficient Online Testable Reversible Multiplexers and DeMultiplexers with New Reversible Gate , 2012 .

[32]  Himanshu Thapliyal,et al.  A New Reversible TSG Gate and Its Application For Designing Efficient Adder Circuits , 2006, ArXiv.