Introduction of a new technique for simultaneous reduction of the delay and leakage current in digital circuits

[1]  Gaurav Saini,et al.  Stacked keeper with body bias: A new approach to reduce leakage power for low power VLSI design , 2014, 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies.

[3]  Reeba Korah,et al.  Standby and dynamic power minimization using enhanced hybrid power gating structure for deep-submicron CMOS VLSI , 2017, Microelectron. J..

[4]  Mohammad Asyaei.  A new low-power dynamic circuit for wide fan-in gates , 2018, Integr..

[5]  Gerard Villar Pique,et al.  Digital Systems Power Management for High Performance Mixed Signal Platforms , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  A. J. Drake,et al.  Analysis of the impact of gate-body signal phase on DTMOS inverters in 0.13 /spl mu/m PD-SOI , 2003, 2003 IEEE International Conference on SOI.

[7]  C. Y. Chen,et al.  A novel leakage power reduction technique for CMOS circuit design , 2010, 2010 International SoC Design Conference.

[8]  Marco Lanuzza,et al.  Gate‐level body biasing technique for high‐speed sub‐threshold CMOS logic gates , 2014, Int. J. Circuit Theory Appl..

[9]  Rajendra Kumar Nagaria,et al.  A Sub-1 V nanopower subthreshold current and voltage reference using current subtraction technique and cascoded active load , 2020, Integr..

[10]  Rohit Lorenzo,et al.  Dynamic Threshold Sleep Transistor Technique for High Speed and Low Leakage in CMOS Circuits , 2017, Circuits Syst. Signal Process..

[11]  R. K. Nagaria,et al.  A new leakage-tolerant high speed comparator based domino gate for wide fan-in OR logic for low power VLSI circuits , 2018, Integr..

[12]  Chenchang Zhan,et al.  An Ultralow Power Subthreshold CMOS Voltage Reference Without Requiring Resistors or BJTs , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[13]  Laxmi Kumre,et al.  A New Technique for Leakage Power Reduction in CMOS circuit by using DSM , 2017 .

[14]  A.P. Chandrakasan,et al.  A leakage reduction methodology for distributed MTCMOS , 2004, IEEE Journal of Solid-State Circuits.

[15]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[16]  Mohammad Asyaei,et al.  Low power dynamic circuit for power efficient bit lines , 2018 .

[17]  Mohammad Asyaei,et al.  A new leakage-tolerant domino circuit using voltage-comparison for wide fan-in gates in deep sub-micron technology , 2015, Integr..

[18]  Ahmad Karimi,et al.  A novel design for ultra-low power pulse-triggered D-Flip-Flop with optimized leakage power , 2018, Integr..

[19]  R. K. Nagaria,et al.  Enhanced Gain Low-Power CMOS Amplifiers: A Novel Design Approach Using Bulk-Driven Load and Introduction to GACOBA Technique , 2018, J. Circuits Syst. Comput..

[20]  Vincent John Mooney,et al.  Sleepy Keeper: a New Approach to Low-leakage Power VLSI Design , 2006, 2006 IFIP International Conference on Very Large Scale Integration.

[21]  A.P. Chandrakasan,et al.  Dual-threshold voltage techniques for low-power digital circuits , 2000, IEEE Journal of Solid-State Circuits.