Array partitioning: a methodology for reconfigurability and reconfiguration problems
暂无分享,去创建一个
[1] Mariagiovanna Sami,et al. Fault Tolerance Techniques for Array Structures Used in Supercomputing , 1986, Computer.
[2] Hiroyuki Sato,et al. Cellular array processor CAP and applications , 1988, [1988] Proceedings. International Conference on Systolic Arrays.
[3] Eduard Cerny,et al. Built-In Testing of One-Dimensional Unilateral Iterative Arrays , 1984, IEEE Transactions on Computers.
[4] Arnold L. Rosenberg,et al. The Diogenes Approach to Testable Fault-Tolerant Arrays of Processors , 1983, IEEE Transactions on Computers.
[5] Peter B. Denyer,et al. VLSI Signal Processing: A Bit-Serial Approach , 1985 .
[6] Alfred V. Aho,et al. The Design and Analysis of Computer Algorithms , 1974 .
[7] W. Kent Fuchs,et al. Efficient Spare Allocation for Reconfigurable Arrays , 1987 .
[8] T. J. Fountain. The use of linear arrays for image processing , 1988, [1988] Proceedings. International Conference on Systolic Arrays.
[9] Renato Stefanelli,et al. Reconfigurable architectures for VLSI processing arrays , 1986 .