A Three-Level Parallel High-Speed Low-Power Architecture for EBCOT of JPEG 2000

For JPEG 2000-based multimedia systems, embedded block coding with optimized truncation (EBCOT) tier-1 has become a bottleneck for the entire system. EBCOT tier-1 is full with bit operation, so hardware implementation is more efficient in both system throughput and power consumption. In this paper, a three-level parallel high-speed power-efficient architecture for EBCOT tier-1 is proposed. This architecture is divided into bit-plane coding (BC), arithmetic encoding (AE), and first-in first-out (FIFO) that connects BC with AE and balances the different throughput between them. To improve the system throughput, three levels of parallelism in BC are adopted: 1) the parallelism among bit planes; 2) the parallelism among three pass scans; and 3) the parallelism among coding bits. AE is implemented in four pipeline stages. To achieve power efficiency, several techniques are applied: in BC, simple control logics are added to reduce computation in BC; in FIFO, memory access is reduced since AE is fed with fixed values instead of reading from FIFO; in AE, simple control logics are added to reduce computation in AE and forwarding technique combined with clock gating is adopted to reduce switching activities in the last two pipeline stages. The proposed architecture can encode one code block with size NtimesN in only around (0.35~0.46)timesNtimesN clock cycles. Experimental results, with standard test image benchmarks, show that the proposed power reduction techniques keep the same system throughput and achieve about 27% improvement in the power consumption by comparison with the architecture without these techniques

[1]  Liang-Gee Chen,et al.  High speed memory efficient EBCOT architecture for JPEG2000 , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  Magdy Bayoumi,et al.  Analysis and enhancements for EBCOT in high-speed JPEG2000 architectures , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[3]  Chaitali Chakrabarti,et al.  A high performance JPEG2000 architecture , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  Chaitali Chakrabarti,et al.  A VLSI architecture for lifting-based forward and inverse wavelet transform , 2002, IEEE Trans. Signal Process..

[5]  M.A. Bayoumi,et al.  Parallel high-speed architecture for EBCOT in JPEG2000 , 2003, 2003 IEEE International Conference on Acoustics, Speech, and Signal Processing, 2003. Proceedings. (ICASSP '03)..

[6]  Yu-Wei Chang,et al.  81MS/s JPEG2000 single-chip encoder with rate-distortion optimization , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[7]  Magdy A. Bayoumi,et al.  Three-level parallel high speed architecture for EBCOT in JPEG2000 , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[8]  Chen-Yi Lee,et al.  A high throughput low cost context-based adaptive arithmetic codec for multiple standards , 2002, Proceedings. International Conference on Image Processing.

[9]  Bing-Fei Wu,et al.  Analysis and architecture design for high performance JPEG2000 coprocessor , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[10]  Chih-Hsien Hsia,et al.  High-speed EBCOT with dual context-modeling coding architecture for JPEG2000 , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[11]  S. Okada,et al.  Image processor capable of block-noise-free JPEG2000 compression with 30 frames/s for digital camera applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[12]  Yu-Wei Chang,et al.  Memory efficient JPEG2000 architecture with stripe pipeline scheme , 2005, Proceedings. (ICASSP '05). IEEE International Conference on Acoustics, Speech, and Signal Processing, 2005..

[13]  S. Okada,et al.  A 1440/spl times/1080 pixels 30frames/s motion-JPEG2000 codec for HD movie transmission , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[14]  Jen-Shiun Chiang,et al.  Efficient pass-parallel architecture for EBCOT in JPEG2000 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[15]  Liang-Gee Chen,et al.  Analysis and architecture design of block-coding engine for EBCOT in JPEG 2000 , 2003, IEEE Trans. Circuits Syst. Video Technol..

[16]  Chaitali Chakrabarti,et al.  Efficient VLSI implementation of bit plane coder of JPEG 2000 , 2001, Optics + Photonics.

[17]  Takao Onoye,et al.  High-speed implementation of JBIG arithmetic coder , 1999, Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. 'Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030).

[18]  Mohamed A. Elgamel,et al.  A partial parallel algorithm and architecture for arithmetic encoder in JPEG2000 , 2005, 2005 IEEE International Symposium on Circuits and Systems.