Analysis of Subthreshold Finfet Circuits for Ultra-Low Power Design

In this paper, we first explore sub-threshold Fin-FET circuits design space, finding their optimal power supply point for minimum energy consumption. We then study soft error vulnerability in sub-threshold region. Our experiments indicate that the energy consumption in sub-threshold region can achieve 4 orders of magnitude energy saving. Compared to bulk CMOS technology, FinFET circuits have lower functional power supply and lower optimal energy consumption in subthreshold region. In addition, FinFET has better soft error immunity in sub-threshold region.

[1]  C. Hu,et al.  Sub-50 nm P-channel FinFET , 2001 .

[2]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.

[3]  K. Roy,et al.  Double gate-MOSFET subthreshold circuit for ultralow power applications , 2004, IEEE Transactions on Electron Devices.

[4]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[5]  David Blaauw,et al.  Energy efficient design for subthreshold supply voltage operation , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[6]  Yuan Xie,et al.  Dependability analysis of nano-scale FinFET circuits , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[7]  Kaushik Roy,et al.  Sub-Domino logic: ultra-low power dynamic sub-threshold digital logic , 2001, VLSI Design 2001. Fourteenth International Conference on VLSI Design.