Fused timing analytical model for repeater insertion and optimization

In this paper, an analytical model for interconnections considering the transmission line model, short channel effects and ramp waveforms, is proposed. Closed form expressions for number of stages and transistor width are derived. It is shown that the proposed unified model provides smaller delays with smaller transistors. AMS 0.35/spl mu/m and Berkeley 0.13/spl mu/m technology parameters were used for the analysis and comparison. The model is used to design H trees and coupled rings arrays. For 0.13/spl mu/m technology and more than three stages, the maximum error obtained is 5% when compared with HSpice.

[1]  Yao-Wen Chang,et al.  Timing modeling and optimization under the transmission line model , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  A. R. Newton,et al.  Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas , 1990 .

[3]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[4]  Wayne P. Burleson,et al.  Repeater insertion in deep sub-micron CMOS: ramp-based analytical model and placement sensitivity analysis , 2000, 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353).

[5]  Yehea I. Ismail,et al.  Equivalent Elmore delay for RLC trees , 1999, DAC '99.