Speed binning aware design methodology to improve profit under parameter variations

Designing high-performance systems with high yield under parameter variations has raised serious design challenges in nanometer technologies. In this paper, we propose a profit-aware yield model, based on which we present a statistical design methodology to improve profit of a design considering frequency binning and product price profile. A low-complexity sensitivity-based gate sizing algorithm is developed to improve the profitability of design over an initial yield-optimized design. We also propose an algorithm to determine optimal bin boundaries for maximizing profit with frequency binning. Finally, we present an integrated design methodology for simultaneous sizing and bin placement to enhance profit under an area constraint. Experiments on a set of ISCAS85 benchmarks show up to 26% (36%) improvement in profit for fixed bin (for simultaneous sizing and bin placement) with three frequency bins considering both leakage and delay bounds compared to a design optimized for 90% yield at iso-area

[1]  David Blaauw,et al.  Parametric yield estimation considering leakage variability , 2004, Proceedings. 41st Design Automation Conference, 2004..

[2]  David Blaauw,et al.  Circuit optimization using statistical static timing analysis , 2005, Proceedings. 42nd Design Automation Conference, 2005..

[3]  L. Pileggi,et al.  Asymptotic probability extraction for non-normal distributions of circuit performance , 2004, ICCAD 2004.

[4]  James Tschanz,et al.  Parameter variations and impact on circuits and microarchitecture , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).

[5]  Rohit Kapur,et al.  Speed binning with path delay test in 150-nm technology , 2003, IEEE Design & Test of Computers.

[6]  James D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration , 2002, IEEE J. Solid State Circuits.

[7]  Kaushik Roy,et al.  Statistical timing analysis using levelized covariance propagation , 2005, Design, Automation and Test in Europe.

[8]  Kaushik Roy,et al.  Novel sizing algorithm for yield improvement under process variation in nanometer technology , 2004, Proceedings. 41st Design Automation Conference, 2004..

[9]  Philip N. Strenski,et al.  Uncertainty-aware circuit optimization , 2002, DAC '02.

[10]  Charlie Chung-Ping Chen,et al.  Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation , 1998, ICCAD.

[11]  C. Berrah.  Parametric yield estimation for a MOSFET integrated circuit , 1990, IEEE International Symposium on Circuits and Systems.

[12]  Melvin A. Breuer,et al.  A new framework for static timing analysis, incremental timing refinement, and timing simulation , 2000, Proceedings of the Ninth Asian Test Symposium.

[13]  J.D. Meindl,et al.  Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[14]  Takayasu Sakurai,et al.  Delay analysis of series-connected MOSFET circuits , 1991 .