Iterative placement improvement by network flow methods

We describe an efficient iterative improvement procedure for row-based cell placement with special emphasis on the objective function used to model net lengths. Two new net models are introduced and we prove theoretically that the net models are accurate approximations of the widely used half perimeter of a rectangle enclosing all pins of a net. In addition, unlike the half perimeter model, our net models allow us to compute costs for assigning cells to locations independently for all cells to be placed simultaneously. This offers our algorithm an important advantage compared to other iterative improvement techniques: many cells can be placed simultaneously by formulating placement as a network flow problem. This makes our algorithm more independent from a processing sequence than standard iterative improvement techniques. Finally, we compare our method to some existing algorithms including TimberWolfSC 5.4. We ran all of the algorithms on the SIGDA Benchmark Suite. We found that our method produced solutions with up to 23% less layout area while using an order of magnitude less running time compared to TimberWolfSC 5.4. >

[1]  Prithviraj Banerjee,et al.  ESp: Placement by simulated evolution , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Robert W. Dutton,et al.  An Analytical Algorithm for Placement of Arbitrarily Sized Rectangular Blocks , 1985, 22nd ACM/IEEE Design Automation Conference.

[3]  Krzysztof Kozminski,et al.  Benchmarks for layout synthesis - evolution and current status , 1991, 28th ACM/IEEE Design Automation Conference.

[4]  Alberto L. Sangiovanni-Vincentelli,et al.  'Zone-refining' techniques for IC layout compaction , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Ernest S. Kuh,et al.  Proud: a fast sea-of-gates placement algorithm , 1988, DAC '88.

[6]  Melvin A. Breuer,et al.  Incremental Processing Applied to Steinberg's Placement Procedure , 1979, 16th Design Automation Conference.

[7]  C. D. Gelatt,et al.  Optimization by Simulated Annealing , 1983, Science.

[8]  Carl Sechen,et al.  A new global router for row-based layout , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[9]  Philip E. Gill,et al.  Practical optimization , 1981 .

[10]  Arvind Srinivasan,et al.  RITUAL: a performance driven placement algorithm for small cell ICs , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[11]  Ieee Circuits,et al.  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems information for authors , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Georg Sigl,et al.  GORDIAN: VLSI placement by quadratic programming and slicing optimization , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  G. Sigl,et al.  GORDIAN: a new global optimization/rectangle dissection method for cell placement , 1988, ICCAD 1988.

[14]  Konrad Doll,et al.  DOMINO: Deterministic Placement Improvement with Hill-Climbing Capabilities , 1991, Conference on Advanced Research in VLSI.

[15]  John P. Blanks Near-Optimal Placement Using a Quadratic Objective Function , 1985, 22nd ACM/IEEE Design Automation Conference.

[16]  Konrad Doll,et al.  Accurate net models for placement improvement by network flow methods , 1992, ICCAD.

[17]  Thomas Lengauer,et al.  Combinatorial algorithms for integrated circuit layout , 1990, Applicable theory in computer science.

[18]  G. Kedem,et al.  An algorithm for quadrisection and its application to standard cell placement , 1988 .

[19]  James P. Cohoon,et al.  Genetic Placement , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[20]  Georg Sigl,et al.  GORDIAN: a new global optimization/rectangle dissection method for cell placement , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[21]  D. R. Fulkerson,et al.  Flows in Networks. , 1964 .

[22]  Sheldon B. Akers On the Use of the Linear Assignment Algorithm in Module Placement , 1981, 18th Design Automation Conference.

[23]  Konrad Doll,et al.  Analytical placement: a linear or a quadratic objective function? , 1991, 28th ACM/IEEE Design Automation Conference.

[24]  Leon Steinberg,et al.  The Backboard Wiring Problem: A Placement Algorithm , 1961 .

[25]  Ulrich Lauther,et al.  A Min-Cut Placement Algorithm for General Cell Assemblies Based on a Graph Representation , 1979, 16th Design Automation Conference.

[26]  S. Goto,et al.  All approach to the two-dimensional placement problem in circuit layout , 1978 .

[27]  P. K. Wolff,et al.  Some experimental results on placement techniques , 1976, DAC '76.

[28]  N. Quinn,et al.  A forced directed component placement procedure for printed circuit boards , 1979 .