Recently, NAND flash memory has emerged as a next generation storage device because it has several advantages, such as low power consumption, shock resistance, and so on. However, it is necessary to use a flash translation layer (FTL) to intermediate between NAND flash memory and conventional file systems because of the unique hardware characteristics of flash memory. This paper proposes a new clustered FTL (CFTL) that uses clustered hash tables and a two-level software cache technique. The CFTL can anticipate consecutive addresses from the host because the clustered hash table uses the locality of reference in a large address space. It also adaptively switches logical addresses to physical addresses in the flash memory by using block mapping, page mapping, and a two-level software cache technique. Furthermore, anticipatory I/O management using continuity counters and a prefetch scheme enables fast address translation. Experimental results show that the proposed address translation mechanism for CFTL provides better performance in address translation and memory space usage than the well-known NAND FTL (NFTL) and adaptive FTL (AFTL).
[1]
Abraham Silberschatz,et al.
Operating System Concepts
,
1983
.
[2]
Mark D. Hill,et al.
A new page table for 64-bit address spaces
,
1995,
SOSP.
[3]
Sang Lyul Min,et al.
Current trends in flash memory technology
,
2006,
Asia and South Pacific Conference on Design Automation, 2006..
[4]
Hiroshi Motoda,et al.
A Flash-Memory Based File System
,
1995,
USENIX.
[5]
Tei-Wei Kuo,et al.
An Adaptive Two-Level Management for the Flash Translation Layer in Embedded Systems
,
2006,
2006 IEEE/ACM International Conference on Computer Aided Design.
[6]
Sang Lyul Min,et al.
A space-efficient flash translation layer for CompactFlash systems
,
2002,
IEEE Trans. Consumer Electron..