Reconfigurable Multi-Array Architecture for Low- Power and High-Speed Embedded Systems

Coarse-grained reconfigurable architecture (CGRA) based embedded systems aims to achieve high system performance with sufficient flexibility to map a variety of applications. However, the CGRA has been considered as prohibitive one due to its significant area/power overhead and performance bottleneck. In this work, I propose reconfigurable multi-array architecture to reduce power/area and enhance performance in configurable embedded systems. The CGRA-based embedded systems that consist of hierarchical configurable computing arrays with varying size and communication speed were examined for multimedia and other applications. Experimental results show that the proposed approach reduces on-chip area by 22%, execution time by up to 72% and reduces power consumption by up to 55% when compared with the conventional CGRA-based architectures.

[1]  N. Dutt,et al.  Mapping Loops on Coarse-Grain Reconfigurable Architectures Using Memory Operation Sharing , 2002 .

[2]  Fadi J. Kurdahi,et al.  MorphoSys: An Integrated Reconfigurable System for Data-Parallel and Computation-Intensive Applications , 2000, IEEE Trans. Computers.

[3]  Sebastián López,et al.  Mapping Control-Intensive Video Kernels onto a Coarse-Grain Reconfigurable Architecture: the H.264/AVC Deblocking Filter , 2007, 2007 Design, Automation & Test in Europe Conference & Exhibition.

[4]  Ada S. Y. Poon.  An Energy-Efficient Reconfigurable Baseband Processor for Wireless Communications , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Reiner W. Hartenstein,et al.  A decade of reconfigurable computing: a visionary retrospective , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[6]  Rudy Lauwereins,et al.  Low Power Coarse-Grained Reconfigurable Instruction Set Processor , 2003, FPL.

[7]  John Wawrzynek,et al.  The Garp Architecture and C Compiler , 2000, Computer.

[8]  Martin Margala,et al.  Cost-effective low-power processor-in-memory-based reconfigurable datapath for multimedia applications , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[9]  Yunheung Paek,et al.  Temporal Mapping for Loop Pipelining on a MIMD-style Coarse-Grained Reconfigurable Architecture , 2006 .

[10]  Arun K. Somani,et al.  Low-power high-performance reconfigurable computing cache architectures , 2004, IEEE Transactions on Computers.

[11]  Spyros Tragoudas,et al.  Speedups in embedded systems with a high-performance coprocessor datapath , 2007, TODE.

[12]  Kiyoung Choi,et al.  Resource sharing and pipelining in coarse-grained reconfigurable architecture for domain-specific optimization , 2005, Design, Automation and Test in Europe.

[13]  Riccardo Locatelli,et al.  Design of a HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor , 2008, 2008 Design, Automation and Test in Europe.

[14]  Kunle Olukotun,et al.  A quantitative analysis of reconfigurable coprocessors for multimedia applications , 1998, Proceedings. IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.98TB100251).