Interrupt controller compatible with 8051 IP core and control method thereof
暂无分享,去创建一个
The invention discloses an interrupt controller compatible with an 8051 IP core and a control method thereof. The controller comprises an input interface, an output interface, an interrupt enable register IE, an interrupt priority register IP and the like, wherein the IE is used for storing interrupt enable bits or expanded interrupt enable bits of microprocessors of 8051 series according to specific register multiplexing identifier bits in the interrupt priority register IP; the IP is used for storing interrupt priority bits or expanded interrupt priority bits of the microprocessors of the 8051 series according to specific register multiplexing identifier bits in the register. The control method comprises the steps that, a default or improved definition mode can be adopted in the interrupt enable register IE and the interrupt priority register IP according to needs of a user, and if the improved definition mode is adopted, the IP core starts specific register multiplexing, and the interrupt controller IP core can support interrupt requests of 15 interrupt sources and interrupt priority of seven levels.