Performance Monitor Counters: Interplay Between Safety and Security in Complex Cyber-Physical Systems

Recent years have witnessed the growth of the adoption of cyber-physical systems (CPSs) in many sectors, such as automotive, aerospace, civil infrastructures, and healthcare. Several CPS applications include critical scenarios, where a failure of the system can lead to catastrophic consequences. Therefore, anomalies due to failures or malicious attacks must be detected timely. This paper focuses on two relevant aspects of the design of a CPS: 1) safety and 2) security. It analyzes in a specific scenario how the performance monitor counters (PMCs) available in several commercial microprocessors can be from the one hand a valuable tool to enhance the safety of a system and, on the other hand, a security backdoor. Starting from the example of a PMC-based safety mechanism, this paper shows the implementation of a possible attack and eventually proposes a strategy to mitigate the effectiveness of the attack while preserving the safety of the system.

[1]  Michail Maniatakos,et al.  ConFirm: Detecting firmware modifications in embedded systems using Hardware Performance Counters , 2015, 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[2]  EspositoStefano,et al.  A Novel Method for Online Detection of Faults Affecting Execution-Time in Multicore-Based Systems , 2017 .

[3]  Stefano Di Carlo,et al.  Shielding Performance Monitor Counters: a double edged weapon for safety and security , 2018, 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS).

[4]  Trevor Mudge,et al.  MiBench: A free, commercially representative embedded benchmark suite , 2001 .

[5]  Francisco J. Cazorla,et al.  High-Integrity Performance Monitoring Units in Automotive Chips for Reliable Timing V&V , 2018, IEEE Micro.

[6]  Sai Praveen Kadiyala,et al.  Hardware performance counters based runtime anomaly detection using SVM , 2017, 2017 TRON Symposium (TRONSHOW).

[7]  Aditya P. Mathur,et al.  Aligning Cyber-Physical System Safety and Security , 2014, CSDM Asia.

[8]  Joseph Bonneau,et al.  Cache-Collision Timing Attacks Against AES , 2006, CHES.

[9]  Meenakshi Bhrugubanda,et al.  A Review on Applications of Cyber Physical Systems , 2015 .

[10]  Vijay Varadharajan,et al.  Wireless sensor network key management survey and taxonomy , 2010, J. Netw. Comput. Appl..

[11]  Ludovic Piètre-Cambacédès,et al.  Cross-fertilization between safety and security engineering , 2013, Reliab. Eng. Syst. Saf..

[12]  M. Dominguez-Morales,et al.  Frames-to-AER efficiency study based on CPUs performance counters , 2010, Proceedings of the 2010 International Symposium on Performance Evaluation of Computer and Telecommunication Systems (SPECTS '10).

[13]  Stefano Di Carlo,et al.  RT Level vs. Microarchitecture-Level Reliability Assessment: Case Study on ARM(R) Cortex(R)-A9 CPU , 2017, 2017 47th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshops (DSN-W).

[14]  Dzmitry Kliazovich,et al.  Profiling cloud applications with hardware performance counters , 2014, The International Conference on Information Networking 2014 (ICOIN2014).

[15]  Ludovic Piètre-Cambacédès,et al.  The SEMA referential framework: Avoiding ambiguities in the terms "security" and "safety" , 2010, Int. J. Crit. Infrastructure Prot..

[16]  Dimitris Gizopoulos,et al.  Effective software-based self-test strategies for on-line periodic testing of embedded processors , 2004 .

[17]  Lihui Wang,et al.  Cloud-Based Cyber-Physical Systems in Manufacturing , 2017 .

[18]  Elaine B. Barker,et al.  Recommendation for cryptographic key generation , 2012 .

[19]  Patricia J. Teller,et al.  PAPI deployment, evaluation, and extensions , 2003, 2003 User Group Conference. Proceedings.

[20]  Amit M. Paradkar,et al.  Time will tell , 2008, 2008 ACM/IEEE 30th International Conference on Software Engineering.

[21]  Laurence T. Yang,et al.  Special issue on: "Heterogeneous architectures for Cyber-physical systems (HACPS)" , 2017, Microprocess. Microsystems.

[22]  Manfred A. Jeusfeld,et al.  CPS-based Threat Modeling for Critical Infrastructure Protection , 2017, SIGMETRICS Perform. Evaluation Rev..

[23]  Albert Treytl,et al.  Functional safety and system security in automation systems - a life cycle model , 2008, 2008 IEEE International Conference on Emerging Technologies and Factory Automation.

[24]  Marilyn Wolf,et al.  Safety and Security in Cyber-Physical Systems and Internet-of-Things Systems , 2018, Proceedings of the IEEE.

[25]  Daniel J. Bernstein,et al.  Cache-timing attacks on AES , 2005 .

[26]  Cemal Yilmaz.  Using Hardware Performance Counters for Fault Localization , 2010, 2010 Second International Conference on Advances in System Testing and Validation Lifecycle.

[27]  Yutao Liu,et al.  CFIMon: Detecting violation of control flow integrity using performance counters , 2012, IEEE/IFIP International Conference on Dependable Systems and Networks (DSN 2012).

[28]  Gianfranco Politano,et al.  Cross-layer system reliability assessment framework for hardware faults , 2016, 2016 IEEE International Test Conference (ITC).

[29]  Massimo Violante,et al.  A Novel Method for Online Detection of Faults Affecting Execution-Time in Multicore-Based Systems , 2017, ACM Trans. Embed. Comput. Syst..

[30]  Hong Chen,et al.  Applications of Cyber-Physical System: A Literature Review , 2017 .

[31]  Debdeep Mukhopadhyay,et al.  Performance Counters to Rescue: A Machine Learning based safeguard against Micro-architectural Side-Channel-Attacks , 2017, IACR Cryptol. ePrint Arch..

[32]  Henrik Theiling,et al.  Multi-core Interference-Sensitive WCET Analysis Leveraging Runtime Resource Capacity Enforcement , 2014, 2014 26th Euromicro Conference on Real-Time Systems.

[33]  Marco Kalz,et al.  Time will tell: The role of mobile learning analytics in self-regulated learning , 2015, Comput. Educ..

[34]  Ingrid Verbauwhede,et al.  Exploiting Hardware Performance Counters , 2008, 2008 5th Workshop on Fault Diagnosis and Tolerance in Cryptography.

[35]  Insup Lee,et al.  Cyber-physical systems: The next computing revolution , 2010, Design Automation Conference.

[36]  Debdeep Mukhopadhyay,et al.  Who Watches the Watchmen?: Utilizing Performance Monitors for Compromising Keys of RSA on Intel Platforms , 2015, CHES.

[37]  Ludovic Piètre-Cambacédès,et al.  Modeling safety and security interdependencies with BDMP (Boolean logic Driven Markov Processes) , 2010, 2010 IEEE International Conference on Systems, Man and Cybernetics.

[38]  Dimitris Gizopoulos,et al.  MeRLiN: Exploiting dynamic instruction behavior for fast and accurate microarchitecture level reliability assessment , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).

[39]  Dimitris Gizopoulos,et al.  Software-Based Self-Test for Small Caches in Microprocessors , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[40]  Stefano Di Carlo,et al.  ReDO: Cross-Layer Multi-Objective Design-Exploration Framework for Efficient Soft Error Resilient Systems , 2018, IEEE Transactions on Computers.

[41]  Paul Lu,et al.  On-line debugging and performance monitoring with barriers , 2001, Proceedings 15th International Parallel and Distributed Processing Symposium. IPDPS 2001.