Analysis of Sheet Dimension (W, L) Dependence of NBTI in GAA-SNS FETs

Ultra-fast (Iuus delay) measured threshold voltage shift (ΔVT) due to Negative Bias Temperature Instability (NBTI) in Gate All Around Stacked Nano-Sheet (GAA-SNS) Field Effect Transistors (FETs) having various length (L) and width (W) are analyzed. An enhanced, fully physical BTI Analysis Tool (BAT) is used to model the measured ΔVT stress-recovery kinetics at multiple stress bias (VGSTR) and temperature (T), with only four process dependent parameters. The impact of L and W scaling on ΔVT magnitude and its Voltage Acceleration Factor (VAF) is explained by considering variation in mechanical stress.

[1]  S. Mahapatra,et al.  Modeling of NBTI Using BAT Framework: DC-AC Stress-Recovery Kinetics, Material, and Process Dependence , 2020, IEEE Transactions on Device and Materials Reliability.

[2]  V. Moroz,et al.  A 3-D TCAD Framework for NBTI—Part I: Implementation Details and FinFET Channel Material Impact , 2019, IEEE Transactions on Electron Devices.

[3]  A. Ghetti,et al.  Field acceleration for oxide breakdown-can an accurate anode hole injection model resolve the E vs. 1/E controversy? , 2000, 2000 IEEE International Reliability Physics Symposium Proceedings. 38th Annual (Cat. No.00CH37059).

[4]  S. Mahapatra,et al.  Modeling of DC - AC NBTI Stress - Recovery Time Kinetics in P-Channel Planar Bulk and FDSOI MOSFETs and FinFETs , 2020, IEEE Journal of the Electron Devices Society.

[5]  N. Collaert,et al.  Disorder-controlled-kinetics model for negative bias temperature instability and its experimental verification , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[6]  S. Mahapatra,et al.  Recent Issues in Negative-Bias Temperature Instability: Initial Degradation, Field Dependence of Interface Trap Generation, Hole Trapping Effects, and Relaxation , 2007, IEEE Transactions on Electron Devices.

[7]  S. Mahapatra,et al.  TCAD Framework to Estimate the NBTI Degradation in FinFET and GAA NSFET Under Mechanical Strain , 2019, 2019 International Conference on Simulation of Semiconductor Processes and Devices (SISPAD).

[8]  Narendra Parihar,et al.  Modeling of NBTI Kinetics in Replacement Metal Gate Si and SiGe FinFETs—Part-II: AC Stress and Recovery , 2018, IEEE Transactions on Electron Devices.

[9]  S. Mahapatra,et al.  Characterization Methods for BTI Degradation and Associated Gate Insulator Defects , 2016 .

[10]  Narendra Parihar,et al.  Modeling of NBTI Kinetics in RMG Si and SiGe FinFETs, Part-I: DC Stress and Recovery , 2018, IEEE Transactions on Electron Devices.

[11]  Narendra Parihar,et al.  Ultrafast Measurements and Physical Modeling of NBTI Stress and Recovery in RMG FinFETs Under Diverse DC–AC Experimental Conditions , 2018, IEEE Transactions on Electron Devices.

[12]  Xin Miao,et al.  Bias Temperature Instability Reliability in Stacked Gate-All-Around Nanosheet Transistor , 2019, 2019 IEEE International Reliability Physics Symposium (IRPS).

[13]  Huimei Zhou,et al.  Analysis of BTI, SHE Induced BTI and HCD Under Full VG/VD Space in GAA Nano-Sheet N and P FETs , 2020, 2020 IEEE International Reliability Physics Symposium (IRPS).

[14]  V. Moroz,et al.  A 3-D TCAD Framework for NBTI, Part-II: Impact of Mechanical Strain, Quantum Effects, and FinFET Dimension Scaling , 2019, IEEE Transactions on Electron Devices.

[15]  S. Mahapatra,et al.  A Physical Model for Bulk Gate Insulator Trap Generation During Bias-Temperature Stress in Differently Processed p-Channel FETs , 2021, IEEE Transactions on Electron Devices.

[16]  Narendra Parihar,et al.  BTI Analysis Tool—Modeling of NBTI DC, AC Stress and Recovery Time Kinetics, Nitrogen Impact, and EOL Estimation , 2018, IEEE Transactions on Electron Devices.