An Analysis of Parallel Logic Simulation on Several Architectures