Enabling Full Associativity with Memristive Address Decoder

Address decoders are typically built using regular logic gates. A novel Memristive Perfect Induction gate replaces standard NAND, allowing for storing the address alongside data and comparing it to the input address, thus transforming the address decoder into CAM and enabling fully associative access. Applications include fully associative TLB, cache, and virtually addressable memory.

[1]  Eby G. Friedman,et al.  AC-DIMM: associative computing with STT-MRAM , 2013, ISCA.

[2]  Tianhao Zhang,et al.  Do-it-yourself virtual memory translation , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).

[3]  Margaret Martonosi,et al.  Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip Multiprocessors , 2009, 2009 18th International Conference on Parallel Architectures and Compilation Techniques.

[4]  Alex Pappachen James,et al.  Resistive Threshold Logic , 2013, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Gregory S. Snider,et al.  ‘Memristive’ switches enable ‘stateful’ logic operations via material implication , 2010, Nature.

[6]  Jacques-Olivier Klein,et al.  Synchronous Non-Volatile Logic Gate Design Based on Resistive Switching Memories , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Uri C. Weiser,et al.  TEAM: ThrEshold Adaptive Memristor Model , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  D. B. Strukov,et al.  Programmable CMOS/Memristor Threshold Logic , 2013, IEEE Transactions on Nanotechnology.

[9]  Ran Ginosar,et al.  Resistive Address Decoder , 2017, IEEE Computer Architecture Letters.

[10]  J Joshua Yang,et al.  Memristive devices for computing. , 2013, Nature nanotechnology.

[11]  Jing Li,et al.  1 Mb 0.41 µm² 2T-2R Cell Nonvolatile TCAM With Two-Bit Encoding and Clocked Self-Referenced Sensing , 2014, IEEE Journal of Solid-State Circuits.

[12]  Shoji Ikeda,et al.  Standby-Power-Free Compact Ternary Content-Addressable Memory Cell Chip Using Magnetic Tunnel Junction Devices , 2009 .

[13]  Ajay Joshi,et al.  Design and Optimization of Nonvolatile Multibit 1T1R Resistive RAM , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[14]  Fabien Alibart,et al.  Hybrid CMOS/nanodevice circuits for high throughput pattern matching applications , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[15]  Lizy Kurian John.  VaWiRAM: a variable width random access memory module , 1996, Proceedings of 9th International Conference on VLSI Design.

[16]  Omid Kavehei,et al.  An associative capacitive network based on nanoscale complementary resistive switches for memory-intensive computing. , 2013, Nanoscale.