A Design Methodology for Hardware Acceleration of Adaptive Filter Algorithms in Image Processing

Massively parallel processor array architectures can be used as hardware accelerators for a plenty of dataflow dominant applications. Bilateral filtering is an example of a state-of-the-art algorithm in medical imaging, which falls in the class of 2D adaptive filter algorithms. In this paper, we propose a semi-automatic mapping methodology for the generation of hardware accelerators for such a generic class of adaptive filtering applications in image processing. The final architecture deliver similar synthesis results as a hand-tuned design.

[1]  Jürgen Teich,et al.  Automatic FIR Filter Generation for FPGAs , 2005, SAMOS.

[2]  Jürgen Teich,et al.  A compiler for application specific processor arrays , 1993 .

[3]  Jürgen Teich,et al.  Scheduling of partitioned regular algorithms on processor arrays with constrained resources , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.

[4]  Roberto Manduchi,et al.  Bilateral filtering for gray and color images , 1998, Sixth International Conference on Computer Vision (IEEE Cat. No.98CH36271).

[5]  Jürgen Teich,et al.  Resource constrained and speculative scheduling of an algorithm class with run-time dependent conditionals , 2004 .

[6]  Steven Derrien,et al.  Interfacing compiled FPGA programs: the MMAlpha approach , 2000, International Conference on Parallel and Distributed Processing Techniques and Applications.

[7]  Christian Lengauer,et al.  Loop Parallelization in the Polytope Model , 1993, CONCUR.

[8]  Jürgen Teich,et al.  Partitioning Processor Arrays under Resource Constraints , 1997, J. VLSI Signal Process..

[9]  Til Aach,et al.  Nonlinear multiresolution gradient adaptive filter for medical images , 2003, SPIE Medical Imaging.

[10]  C. Chakrabarti,et al.  A DWT-based encoder architecture for symmetrically extended images , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[11]  Étienne Mémin,et al.  VLSI Design Methodology for Edge-Preserving Image Reconstruction , 2001, Real Time Imaging.