Recent advances and new trends in nanotechnology and 3D integration for semiconductor industry

“There's Plenty of Room at the Bottom” is the title of Richard Feynman's lecture on December 29th, 1959 to the American Physical Society at California Institute of Technology (Caltech) and is generally considered to be the very first speech about nanotechnology. Some important milestones of nanotechnology will be briefly mentioned and the emphasis is placed on the applications and outlooks of nanotechnology in electronics. “Computing Machines in the Future” is the title of the Nishina Memorial Lecture at Gakushuin University in Tokyo given by the 1965 Nobel Physics Laureate, Richard Feynman on August 9th, 1985. During the lecture, Feynman not only told us to go for 3D integration, but also taught us how to do it! In this study, 3D integration will be the focus and the emphasis is placed on 3D IC integration and their recent advances and new trends. 3D Si integration will be briefly discussed.

[1]  K. Saban.  Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity , Bandwidth , and Power Efficiency , 2009 .

[2]  Xiaowu Zhang,et al.  Development of 3-D Silicon Module With TSV for System in Packaging , 2010, IEEE Transactions on Components and Packaging Technologies.

[3]  John H. Lau,et al.  Evolution and outlook of TSV and 3D IC/Si integration , 2010, 2010 12th Electronics Packaging Technology Conference.

[4]  Heng-Chieh Chien,et al.  Thermal evaluation and analyses of 3D IC integration SiP with TSVs for network system applications , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[5]  John H. Lau,et al.  Thermal-Enhanced and Cost-Effective 3D IC Integration With TSV (Through-Silicon Via) Interposers for High-Performance Applications , 2010 .

[6]  Kuo-Shu Kao,et al.  Characterization and reliability assessment of solder microbumps and assembly for 3D IC integration , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[7]  Ren-Shin Cheng,et al.  Failure mechanism of 20 μm pitch microjoint within a chip stacking architecture , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[8]  John H. Lau,et al.  A thermal performance measurement method for blind through silicon vias (TSVs) in a 300mm wafer , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[9]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.

[10]  Dongwook Kim,et al.  Interposer design optimization for high frequency signal transmission in passive and active interposer using through silicon via (TSV) , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[11]  Sheng-Tsai Wu,et al.  Thermal Performance of 3D IC Integration with Through-Silicon Via (TSV) , 2011 .

[12]  Y. Akasaka.  Three-dimensional IC trends , 1986, Proceedings of the IEEE.

[13]  K. Vaidyanathan,et al.  Nonlinear thermal stress/strain analyses of copper filled TSV (through silicon via) and their flip-chip microbumps , 2008, 2008 58th Electronic Components and Technology Conference.

[14]  Kuo-Shu Kao,et al.  Achievement of low temperature chip stacking by a wafer-applied underfill material , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[15]  Sheng-Tsai Wu,et al.  Feasibility Study of a 3D IC Integration System-in-Packaging (SiP) from a 300mm Multi-Project Wafer (MPW) , 2011 .

[16]  John H. Lau,et al.  Oxide Liner, Barrier and Seed Layers, and Cu-Plating of Blind Through Silicon Vias (TSVs) on 300mm Wafers for 3D IC Integration , 2011 .

[17]  John H. Lau,et al.  Evolution, Challenge, and Outlook of TSV (Through-Silicon Via) and 3D IC/Si Integration , 2011 .

[18]  John H. Lau,et al.  Development of through silicon via (TSV) interposer technology for large die (21×21mm) fine-pitch Cu/low-k FCBGA package , 2009, 2009 59th Electronic Components and Technology Conference.

[19]  J. H. Lau,et al.  How to select adhesive materials for temporary bonding and de-bonding of 200mm and 300mm thin-wafer handling for 3D IC integration? , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[20]  Ronald J. Gutmann,et al.  Rensselaer 3D Integration Processes , 2008 .

[21]  V. Lee,et al.  Development of 3D silicon module with TSV for system in packaging , 2008, 2008 58th Electronic Components and Technology Conference.

[22]  John H. Lau,et al.  An Electrical Testing Method for Blind Through Silicon Vias (TSVs) for 3D IC Integration , 2011 .

[23]  John H. Lau,et al.  Embedded Three-Dimensional Hybrid Integrated Circuit Integration System-in-Package With Through-Silicon Vias for Opto-Electronic Interconnects in Organic Substrates/Printed Circuit Boards , 2011 .

[24]  J. H. Lau,et al.  Wafer Bumping and Characterizations of Fine-Pitch Lead-Free Solder Microbumps on 12" (300mm) wafer for 3D IC Integration , 2011 .

[25]  J. Lau,et al.  Solder Joint Reliability: Theory And Applications , 2014 .

[26]  D. Pinjala,et al.  Fabrication of Silicon Carriers With TSV Electrical Interconnections and Embedded Thermal Solutions for High Power 3-D Packages , 2009, IEEE Transactions on Components and Packaging Technologies.

[27]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[28]  Tai-Hong Chen,et al.  Electromigration in Ni/Sn intermetallic micro bump joint for 3D IC chip stacking , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[29]  John H. Lau,et al.  Three dimensional interconnects with high aspect ratio TSVs and fine pitch solder microbumps , 2009, 2009 59th Electronic Components and Technology Conference.

[30]  J. H. Huang,et al.  Process integration and reliability test for 3D chip stacking with thin wafer handling technology , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[31]  John H. Lau,et al.  TSV Interposers With Embedded Microchannels for 3D IC and LED Integration , 2011 .

[32]  Sheng-Tsai Wu,et al.  Ultra low-cost through-silicon holes (TSHs) interposers for 3D IC integration SiPs , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[33]  Kuo-Shu Kao,et al.  Development of fluxless chip-on-wafer bonding process for 3DIC chip stacking with 30μm pitch lead-free solder micro bumps and reliability characterization , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[34]  W. Landers,et al.  3D copper TSV integration, testing and reliability , 2011, 2011 International Electron Devices Meeting.

[35]  M. Brillhart,et al.  Addressing bandwidth challenges in next generation high performance network systems with 3D IC integration , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[36]  C. Selvanayagam,et al.  Nonlinear Thermal Stress/Strain Analyses of Copper Filled TSV (Through Silicon Via) and Their Flip-Chip Microbumps , 2009, IEEE Transactions on Advanced Packaging.

[37]  P. Tzeng,et al.  Impact of slurry in Cu CMP (chemical mechanical polishing) on Cu topography of Through Silicon Vias (TSVs), re-distribution layers, and Cu exposure , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[38]  John H. Lau,et al.  Overview and outlook of through‐silicon via (TSV) and 3D integrations , 2011 .

[39]  John H. Lau,et al.  Effects of etch rate on scallop of through-silicon vias (TSVs) in 200mm and 300mm wafers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[40]  J. H. Lau,et al.  Thin Wafer Handling of 300mm Wafer for 3D IC Integration , 2011 .

[41]  James F. Gibbons,et al.  cw laser anneal of polycrystalline silicon: Crystalline structure, electrical properties , 1978 .

[42]  Kuo-Shu Kao,et al.  Assembly process and reliability assessment of TSV/RDL/IPD interposer with multi-chip-stacking for 3D IC integration SiP , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[43]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.