Online monitoring of FPGA-based co-processing engines embedded in dependable workstations

An assertion-based monitoring system was implemented to enforce the operation of a FPGA coprocessing engine, which is part of a dependable workstation. The monitor was built in VHDL using simple state machines. Concurrent error detection is an important aspect in dependable workstations helping to prevent the propagation of errors within the system. The functionality of the implemented monitoring component does not interfere with the performance of the workstation and ensures high system availability. The monitor checks for PCI protocol and application errors based on the forensic analysis of a dependable workstation with FPGA- based co-processing support.

[1]  Jorge Rady de Almeida,et al.  Run-time monitoring for dependable systems: an approach and a case study , 2004, Proceedings of the 23rd IEEE International Symposium on Reliable Distributed Systems, 2004..

[2]  Harry Foster,et al.  The Chip is Ready. Am I done? On-chip Verification using Assertion Processors , 2003, VLSI-SOC.

[3]  Klaus D. McDonald-Maier,et al.  Debug support for complex systems on-chip: a review , 2006 .

[4]  Rafael Peset Llopis,et al.  RAPIDO: a modular, multi-board, heterogeneous multi-processor, PCI bus based prototyping framework for the validation of SoC VLSI designs , 2002, Proceedings 13th IEEE International Workshop on Rapid System Prototyping.

[5]  Alan D. George,et al.  Performance Monitoring for Run-time Management of Reconfigurable Devices , 2005, ERSA.

[6]  Sebastian Schönberg Impact of PCI-Bus Load on Applications in a PC Architecture , 2003, RTSS.

[7]  Lennart Lindh,et al.  Scalable Architecture for Real-time Applications and use of bus-monitoring , 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306).

[8]  M. Jevtic,et al.  Multilevel validation of online monitor for hard real-time systems , 2004, 2004 24th International Conference on Microelectronics (IEEE Cat. No.04TH8716).

[9]  Ing-Jer Huang,et al.  Configurable AMBA On-Chip Real-Time Signal Tracer , 2007, 2007 Asia and South Pacific Design Automation Conference.

[10]  Gérard Memmi,et al.  A reconfigurable design-for-debug infrastructure for SoCs , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[11]  Lennart Lindh,et al.  A hardware and software monitor for high-level system-on-chip verification , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.

[12]  Aarti Gupta Assertion-based verification turns the corner , 2002, IEEE Des. Test Comput..