Speeding up the Byzantine fault diagnosis using symbolic simulation

Fault diagnosis is to predict the potential fault sites in a logic IC. In this paper, we particularly address the problem of diagnosing faults that exhibit the so-called Byzantine General's phenomenon, in which a fault manifests itself as a non-logical voltage level at the fault site. Previously, explicit enumeration was suggested to deal with such a problem. However, it is often too time-consuming because the CPU time is exponentially proportional to fanout degree of the circuit under diagnosis. To speed up this process, we present an implicit enumeration technique using symbolic simulation. Experimental results show that the CPU time can be improved by several orders of magnitude for ISCAS85 benchmark circuits.

[1]  Robert C. Aitken.  Modelling the unmodellable: algorithmic fault diagnosis , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[2]  M. Fujita,et al.  Multiple error diagnosis based on Xlists , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[3]  Irith Pomeranz,et al.  On correction of multiple design errors , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  Melvin A. Breuer,et al.  Digital systems testing and testable design , 1990 .

[5]  D. I. Cheng,et al.  ErrorTracer: a fault simulation-based approach to design error diagnosis , 1997, Proceedings International Test Conference 1997.

[6]  Kenneth R. Bowden,et al.  The Modern Fault Dictionary , 1985, ITC.

[7]  Wojciech Maly,et al.  Yield-oriented computer-aided defect diagnosis , 1995 .

[8]  Ibrahim N. Hajj,et al.  A fast algorithm for locating and correcting simple design errors in VLSI digital circuits , 1997, Proceedings Great Lakes Symposium on VLSI.

[9]  Tracy Larrabee,et al.  Beyond the byzantine generals: unexpected behavior and bridging fault diagnosis , 1996, Proceedings International Test Conference 1996. Test and Design Validity.

[10]  D. I. Cheng,et al.  Error Diagnosis for Transistor-Level Verification , 1994, 31st Design Automation Conference.

[11]  Ibrahim N. Hajj,et al.  Diagnosis and Correction of Logic Design Errors in Digital Circuits , 1993, 30th ACM/IEEE Design Automation Conference.

[12]  Randal E. Bryant,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 1986, IEEE Transactions on Computers.

[13]  Srikanth Venkataraman,et al.  A technique for logic fault diagnosis of interconnect open defects , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[14]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[15]  Elizabeth M. Rudnick,et al.  Bridge fault diagnosis using stuck-at fault simulation , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..