Automated low-power technique exploiting multiple supply voltages applied to a media processor

This paper describes an automated design technique to reduce power by making use of two supply voltages. The technique consists of structure synthesis, placement, and routing. The structure synthesizer clusters the gates off the critical paths so as to supply the reduced voltage to save power. The placement and routing tool assigns either the reduced voltage or the unreduced one to each row so as to minimize the area overhead. The reduced supply, voltage is also exploited in a clock tree to reduce power. Combining these techniques together, we applied it to a media processor chip. The combined technique reduced the power by 47% in random-logic modules and by 73% in the clock tree, while keeping the performance.

[1]  Shin'ichiro Mutoh,et al.  1-V power supply high-speed digital circuit technology with multithreshold-voltage CMOS , 1995, IEEE J. Solid State Circuits.

[2]  Tadahiro Kuroda,et al.  A high-speed low-power 0.3 /spl mu/m CMOS gate array with variable threshold voltage (VT) scheme , 1996, Proceedings of Custom Integrated Circuits Conference.

[3]  T. Sakurai,et al.  350 MHz time-multiplexed 8-port SRAM and word size variable multiplier for multimedia DSP , 1996, 1996 IEEE International Solid-State Circuits Conference. Digest of TEchnical Papers, ISSCC.

[4]  F. Minami,et al.  Clock Tree Synthesis Based On Rc Delay Balancing , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.

[5]  Mark Horowitz,et al.  Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.

[6]  Enrico Macii,et al.  An Application of ADD-Based Timing Analysis to Combinational Low Power Re-Synthesis , 1994 .

[7]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[8]  Takashi Ishikawa,et al.  A low-power design method using multiple supply voltages , 1997, Proceedings of 1997 International Symposium on Low Power Electronics and Design.

[9]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[10]  Takashi Ishikawa,et al.  Automated low-power technique exploiting multiple supply voltages applied to a media processor , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.

[11]  Kimiyoshi Usami,et al.  Low-power design technique for ASICs by partially reducing supply voltage , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.