A 0.9 V 92 dB Double-Sampled Switched-RC Delta-Sigma Audio ADC

A 0.9 V third-order double-sampled delta-sigma audio ADC is presented. A new method using a combination of a switched-RC technique and a floating switched-capacitor double-sampling configuration enabled low-voltage operation without clock boosting or bootstrapping. A three-level quantizer with simple dynamic element matching was used to improve linearity. The prototype IC implemented in a 0.13 CMOS process achieves 92 dB DR, 91 dB SNR and 89 dB SNDR in a 24 kHz audio signal bandwidth, while consuming 1.5 mW from a 0.9 V supply. The prototype operates from 0.65 V to 1.5 V supply with minimal performance degradation.

[1]  W. Sansen,et al.  A 1-V 140-/spl mu/W 88-dB audio sigma-delta modulator in 90-nm CMOS , 2004, IEEE Journal of Solid-State Circuits.

[2]  Kong-Pang Pun,et al.  A 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC , 2007, IEEE Journal of Solid-State Circuits.

[3]  K. Takasuka,et al.  A 1.4 V switched capacitor filter , 1990, IEEE Proceedings of the Custom Integrated Circuits Conference.

[4]  Dong-Young Chang,et al.  A 1.4-V 10-bit 25-MS/s pipelined ADC using opamp-reset switching technique , 2003 .

[5]  Hans Wallinga,et al.  Spectral analysis of double-sampling switched-capacitor filters , 1991 .

[6]  W. Sansen,et al.  A 900-mV low-power ΔΣ A/D converter with 77-dB dynamic range , 1998, IEEE J. Solid State Circuits.

[7]  Michel Steyaert,et al.  Converter with 77-dB Dynamic Range , 1998 .

[8]  Eiji Takeda,et al.  An experimental 1.5-V 64-Mb DRAM , 1991 .

[9]  P. Gray,et al.  A 1 . 5V , 10-bit , 14 . 3-MS / s CMOS Pipeline Analog-to-Digital Converter , 1999 .

[10]  A. Tammineedi,et al.  Low-voltage analog circuit design based on biased inverting opamp configuration , 2000 .

[11]  Gabor C. Temes,et al.  A 1-V 10-MHz clock-rate 13-bit CMOS /spl Delta//spl Sigma/ modulator using unity-gain-reset op amps , 2002 .

[12]  Michiel Steyaert,et al.  Switched-opamp: an approach to realize full CMOS switched-capacitor circuits at very low power supply voltages , 1994, IEEE J. Solid State Circuits.

[13]  P. Hurst,et al.  ouble-Sampled De Additive-Error Switching , 1996 .

[14]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[15]  P. Hurst,et al.  Double sampling in switched-capacitor delta-sigma A/D converters , 1990, IEEE International Symposium on Circuits and Systems.

[16]  Sergio Pernici,et al.  Low-voltage double-sampled ΣΔ converters , 1997 .

[17]  P. Hurst,et al.  An improved double sampling scheme for switched-capacitor delta-sigma modulators , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[18]  G.C. Temes,et al.  A 0.6-V 82-dB delta-sigma audio ADC using switched-RC integrators , 2005, IEEE Journal of Solid-State Circuits.