论文信息 - 25nm Programmable Virtual Source/Drain MOSFETs Using a Twin SONOS Memory Structure

25nm Programmable Virtual Source/Drain MOSFETs Using a Twin SONOS Memory Structure

25-nm PVS MOSFETs using a twin SONOS memory structure have been successfully fabricated and characterized for the first time. Compared with our previous study, the gate length, the gate oxide thickness and the storage node length are scaled down to 25, 4, and 20 nm, respectively. When erased, they show a normal transistor operation with short channel effect suppressed. However, when programmed, they remain in OFF state regardless of the gate voltage. It is confirmed that PVS MOSFETs have a good feasibility for mobile applications which require both high performance and low-power consumption.

[1] Yuan Taur,et al. Device scaling limits of Si MOSFETs and their application dependencies , 2001, Proc. IEEE.

[2] Investigation of lateral charge distribution of 2-bit SONOS memory devices using physically separated twin SONOS structure , 2006, 2006 IEEE International Conference on Microelectronic Test Structures.

[3] Scalable 2-bit silicon-oxide-nitride-oxide-silicon (SONOS) memory with physically separated local nitrides under a merged gate , 2004 .

[4] Yuan Taur,et al. Fundamentals of Modern VLSI Devices , 1998 .

[5] Toshitsugu Sakamoto,et al. Transistor characteristics of 14-nm-gate-length EJ-MOSFETs , 2000 .

[6] Fumio Murai,et al. Short channel characteristics of Si MOSFET with extremely shallow source and drain regions formed by inversion layers , 1994 .

[7] Tadahiro Kuroda,et al. Variable supply-voltage scheme for low-power high-speed CMOS digital design , 1998, IEEE J. Solid State Circuits.

[8] Byung-Gook Park,et al. Highly scalable and reliable 2-bit/cell SONOS memory transistor beyond 50nm NVM technology using outer sidewall spacer scheme with damascene gate process , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..