Modeling and Pareto Optimization of On-Chip Switched Capacitor Converters

The operation and efficiency of on-chip switched-capacitor (SC) converters are highly affected by the parasitic bottom plate capacitor present in on-chip capacitor technologies. Existing modeling frameworks do not in a comprehensive manner take the effect of the bottom plate capacitor on converter operation and efficiency into account. This paper extends an existing SC state space modeling framework to include the bottom plate capacitor. The developed model is used in a Pareto optimization procedure to optimally select the component values of a 2:1 on-chip SC converter. Implemented in a 32 nm SOI CMOS technology that features the high-density deep trench capacitor, the on-chip converter achieves 86% maximum efficiency at 4.6 W/mm2 power density while converting from a 1.8 V input voltage to 830 mV output voltage.

[1]  Johann W. Kolar,et al.  Inductor optimization procedure for Power Supply in Package and Power Supply on Chip , 2011, 2011 IEEE Energy Conversion Congress and Exposition.

[2]  J. W. Kolar,et al.  A 4.6W/mm2 power density 86% efficiency on-chip switched capacitor DC-DC converter in 32 nm SOI CMOS , 2013, 2013 Twenty-Eighth Annual IEEE Applied Power Electronics Conference and Exposition (APEC).

[3]  M. Steyaert,et al.  A 1.65W fully integrated 90nm Bulk CMOS Intrinsic Charge Recycling capacitive DC-DC converter: Design & techniques for high power density , 2011, 2011 IEEE Energy Conversion Congress and Exposition.

[4]  Johann W. Kolar,et al.  A deep trench capacitor based 2:1 and 3:2 reconfigurable on-chip switched capacitor DC-DC converter in 32 nm SOI CMOS , 2014, 2014 IEEE Applied Power Electronics Conference and Exposition - APEC 2014.

[5]  R. Dennard,et al.  A fully-integrated switched-capacitor 2∶1 voltage converter with regulation capability and 90% efficiency at 2.3A/mm2 , 2010, 2010 Symposium on VLSI Circuits.

[6]  Shmuel Ben-Yaakov,et al.  The effect of switching transitions on switched capacitor converters losses , 2012, 2012 IEEE 27th Convention of Electrical and Electronics Engineers in Israel.

[7]  Gerard Villar Pique.  A 41-phase switched-capacitor power converter with 3.8mV output ripple and 81% efficiency in baseline 90nm CMOS , 2012, 2012 IEEE International Solid-State Circuits Conference.

[8]  Johann W. Kolar,et al.  4.7 A sub-ns response on-chip switched-capacitor DC-DC voltage regulator delivering 3.7W/mm2 at 90% efficiency using deep-trench capacitors in 32nm SOI CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[9]  Toru Tanzawa,et al.  An Optimum Design for Integrated Switched-Capacitor Dickson Charge Pump Multipliers With Area Power Balance , 2014, IEEE Transactions on Power Electronics.

[10]  Johann W. Kolar,et al.  20.3 A feedforward controlled on-chip switched-capacitor voltage regulator delivering 10W in 32nm SOI CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[11]  Saibal Roy,et al.  High frequency DC-DC converter with co-packaged planar inductor and power IC , 2013, 2013 IEEE 63rd Electronic Components and Technology Conference.

[12]  Dragan Maksimovic,et al.  Loss modeling and optimization for monolithic implementation of the three-level buck converter , 2013, 2013 IEEE Energy Conversion Congress and Exposition.

[13]  Michael Douglas Seeman,et al.  A Design Methodology for Switched-Capacitor DC-DC Converters , 2009 .

[14]  Phillip Stanley-Marbell,et al.  Pinned to the walls — Impact of packaging and application properties on the memory and power walls , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[15]  Stephen T. Kim,et al.  A 0.45–1V fully integrated reconfigurable switched capacitor step-down DC-DC converter with high density MIM capacitor in 22nm tri-gate CMOS , 2013, 2013 Symposium on VLSI Circuits.

[16]  J. Biela,et al.  Exploring the pareto front of multi-objective single-phase PFC rectifier design optimization - 99.2% efficiency vs. 7kW/din3 power density , 2009, 2009 IEEE 6th International Power Electronics and Motion Control Conference.

[17]  Chris H. Kim,et al.  Deep trench capacitor based step-up and step-down DC/DC converters in 32nm SOI with opportunistic current borrowing and fast DVFS capabilities , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[18]  A.P. Chandrakasan,et al.  Voltage Scalable Switched Capacitor DC-DC Converter for Ultra-Low-Power On-Chip Applications , 2007, 2007 IEEE Power Electronics Specialists Conference.

[19]  Raymond Foley,et al.  Technology Roadmapping for Power Supply in Package (PSiP) and Power Supply on Chip (PwrSoC) , 2013, IEEE Transactions on Power Electronics.

[20]  Thomas Brunschwiler,et al.  Experimental Investigation of an Ultrathin Manifold Microchannel Heat Sink for Liquid-Cooled Chips , 2010 .

[21]  M. S. Makowski,et al.  Performance limits of switched-capacitor DC-DC converters , 1995, Proceedings of PESC '95 - Power Electronics Specialist Conference.

[22]  Elad Alon,et al.  Design Techniques for Fully Integrated Switched-Capacitor DC-DC Converters , 2011, IEEE Journal of Solid-State Circuits.

[23]  M. S. Makowski.  A note on resistive models of switched-capacitor DC-DC converters: Unified incremental-graph-based formulas given , 2012, 2012 International Conference on Signals and Electronic Systems (ICSES).

[24]  Toke M. Andersen.  On-Chip Switched Capacitor Voltage Regulators for Granular Microprocessor Power Delivery , 2015 .

[25]  J. Kolar,et al.  A Feedforward Controlled On-Chip Switched-Capacitor Voltage Regulator Delivering 10 W in 32 nm SOI CMOS , 2015 .

[26]  Luca P. Carloni,et al.  A 2.5D integrated voltage regulator using coupled-magnetic-core inductors on silicon interposer delivering 10.8A/mm2 , 2012, ISSCC.

[27]  J M Henry,et al.  Practical Performance Analysis of Complex Switched-Capacitor Converters , 2011, IEEE Transactions on Power Electronics.

[28]  T Tanzawa.  On Two-Phase Switched-Capacitor Multipliers With Minimum Circuit Area , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[29]  Meeta Sharma Gupta,et al.  System level analysis of fast, per-core DVFS using on-chip switching regulators , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.