A submicrometer NMOS multiplexer-demultiplexer chip set for 622.08-Mb/s SONET applications

The development of a low-power 12-channel multiplexer-demultiplexer pair that is clocked at the standard synchronous optical network (SONET) rate of 622.08 MHz is discussed. Each device has been integrated in silicon using a 0.75- mu m NMOS VLSI technology that provides high fabrication yield at relatively low cost. Highlighted are the analog interface circuits of the two chips. These include a phase splitter and amplifier for the maser clock input, a precision 50- Omega output driver for high-speed synchronous-transport-signal-12 (STS-12) data, as well as input amplifier and an output stage for low-speed differential STS-1 data. >

[1]  P. R. Gray,et al.  A positive-feedback transconductance amplifier with applications to high-frequency, high-Q CMOS switched-capacitor filters , 1988 .

[2]  R. Ballart,et al.  SONET: now it's the standard optical network , 1989, IEEE Communications Magazine.

[3]  Leslie Ackner,et al.  Frequency enhancement of digital VLSI test systems , 1990, Proceedings. International Test Conference 1990.

[4]  R. J. Bayruns,et al.  Gigabit Logic Circuits with Scaled nMOS , 1981, ESSCIRC '81: 7th European Solid State Circuits Conference.

[5]  K. R. Shastri,et al.  1 GHz CMOS 12:1 time division MUX/DEMUX pair , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[6]  M.A. McDonald.  ASIC technology applied to SONET multiplex, transmission, and cross-connect equipment , 1991, Proceedings of the IEEE 1991 Custom Integrated Circuits Conference.

[7]  Yannis Tsividis.  Design considerations in single-channel MOS analog integrated circuits-a tutorial , 1978 .

[8]  W. Fichtner,et al.  A submicron NMOS technology suitable for low power high speed circuits , 1985, 1985 International Electron Devices Meeting.

[9]  R. J. Bayruns,et al.  A fine-line NMOS 3-Gbit/s 12 channel time-division multiplexer-demultiplexer chip set , 1989 .