Measurement of neutron-induced SET pulse width using propagation-induced pulse shrinking

We propose a single event transient (SET) pulse width measurement circuit using propagation-induced pulse shrinking on a clock buffer chain. It achieves the resolution of less than 1ps since the target circuit of the buffer chain is directly connected to the pulse capture FFs. Experimental results using the spallation neutron beam accelerated test show SET pulse widths are exponentially-distributed and number of SETs longer than 350 ps are reduced to 9% by inserting tap-cells closely. The SET rate on the clock buffer is 23x smaller than SEU rate on FFs.

[1]  B. Narasimham,et al.  Neutron and alpha particle-induced transients in 90 nm technology , 2008, 2008 IEEE International Reliability Physics Symposium.

[2]  Poki Chen,et al.  A CMOS pulse-shrinking delay element for time interval measurement , 2000 .

[3]  W. T. Holman,et al.  Effects of Guard Bands and Well Contacts in Mitigating Long SETs in Advanced CMOS Processes , 2007, IEEE Transactions on Nuclear Science.

[4]  Toru Nakura,et al.  Buffer-ring-based all-digital on-chip monitor for PMOS and NMOS process variability and aging effects , 2010, 13th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems.

[5]  Vivek De,et al.  Measurements and analysis of SER-tolerant latch in a 90-nm dual-V/sub T/ CMOS process , 2004 .

[6]  Lorenzo Alvisi,et al.  Modeling the effect of technology trends on the soft error rate of combinational logic , 2002, Proceedings International Conference on Dependable Systems and Networks.

[7]  Shigetaka Kumashiro,et al.  Measurement of neutron-induced single event transient pulse width narrower than 100ps , 2010, 2010 IEEE International Reliability Physics Symposium.

[8]  B. Narasimham,et al.  Increased Single-Event Transient Pulsewidths in a 90-nm Bulk CMOS Technology Operating at Elevated Temperatures , 2010, IEEE Transactions on Device and Materials Reliability.

[9]  H. Saito,et al.  Direct Measurement of SET Pulse Widths in 0.2- $\mu$m SOI Logic Cells Irradiated by Heavy Ions , 2006, IEEE Transactions on Nuclear Science.

[10]  K. Soumyanath,et al.  Measurements and analysis of SER tolerant latch in a 90 nm dual-Vt CMOS process , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..

[11]  peixiong zhao,et al.  Scaling Trends in SET Pulse Widths in Sub-100 nm Bulk CMOS Processes , 2010, IEEE Transactions on Nuclear Science.

[12]  B L Bhuva,et al.  Independent Measurement of SET Pulse Widths From N-Hits and P-Hits in 65-nm CMOS , 2010, IEEE Transactions on Nuclear Science.

[13]  K. Avery,et al.  Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.