论文信息 - Warp architecture and implementation

Warp architecture and implementation

This paper describes the scan line array processor (SLAP), a new architecture designed for high-performance yet low-cost image computation. A SLAP is a SIMD linear array of processors, and hence is easy to build and scales well with VLSI technology; yet appropriate special features and programming techniques make it efficient for a surprisingly wide variety of low and medium level computer vision tasks. We describe the basic SLAP concept and some of its variants, discuss a particular planned implementation, and indicate its performance on computer vision and other applications.

[1] Yasunori Dohi,et al. The architecture of a programmable systolic chip , 1984 .

[2] B. Ramakrishna Rau,et al. Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing , 1981, MICRO 14.

[3] H. T. Kung,et al. Wafer-scale integration and two-level pipelined implementations of systolic arrays , 1984, J. Parallel Distributed Comput..

[4] H. T. Kung. Memory requirements for balanced computer architectures , 1986, ISCA '86.

[5] Takeo Kanade,et al. Progress in robot road-following , 1986, Proceedings. 1986 IEEE International Conference on Robotics and Automation.

[6] H. T. Kung,et al. Global operations on the CMU Warp machine , 1985 .

[7] Thomas R. Gross,et al. Compilation for a high-performance systolic array , 1986, SIGPLAN '86.

[8] H. T. Kung,et al. Warp as a machine for low-level vision , 1985, Proceedings. 1985 IEEE International Conference on Robotics and Automation.

[9] Bob Woo,et al. A high-speech 32 bit IEEE floating-point chip set for digital signal processing , 1984, ICASSP.