Diffusion-driven congestion reduction for substrate topological routing

Off-chip substrate routing for high density packages is challenging, and the existing substrate routing algorithms often result in a large number of unrouted nets that have to be routed manually. This paper develops an effective yet efficient diffusion-driven method D-Router to improve routability by a simulated diffusion process based on the duality between congestion and concentration. Compared with a recently published A*-based algorithm used in a state of the art commercial tool and with similar routability and runtime as the negotiation based routing, D-Router reduces the number of unrouted nets by 4.6x with up to 94x runtime reduction.

[1]  Rui Shi,et al.  Efficient escape routing for hexagonal array of high density I/Os , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[2]  J.A. Roy,et al.  High-performance routing at the nanometer scale , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[3]  Lei He,et al.  Topological routing to maximize routability for package substrate , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[4]  Wayne Wei-Ming Dai,et al.  Topological routing in SURF: generating a rubber-band sketch , 1991, 28th ACM/IEEE Design Automation Conference.

[5]  J. Darnauer,et al.  Interchangeable pin routing with application to package layout , 1996, ICCAD 1996.

[6]  Carl Ebeling,et al.  PathFinder: A Negotiation-Based Performance-Driven Router for FPGAs , 1995, Third International ACM Symposium on Field-Programmable Gate Arrays.

[7]  David Z. Pan,et al.  BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Kun Yuan,et al.  BoxRouter 2.0: architecture and implementation of a hybrid and robust global router , 2007, 2007 IEEE/ACM International Conference on Computer-Aided Design.

[9]  Wayne Wei-Ming Dai,et al.  SURF: rubber-band routing system for multichip modules , 1993, IEEE Design & Test of Computers.

[10]  Chia-Chun Tsai,et al.  An automatic router for the pin grid array package , 1999, Proceedings of the ASP-DAC '99 Asia and South Pacific Design Automation Conference 1999 (Cat. No.99EX198).

[11]  Frank Bossen,et al.  Anisotropic Mesh Generation with Particles. , 1996 .

[12]  Chia-Chun Tsai,et al.  NEWS: a net-even-wiring system for the routing on a multilayer PGA package , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Jinjun Xiong,et al.  Constraint driven I/O planning and placement for chip-package co-design , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[14]  W.W.-M. Dai,et al.  Pin assignment and routing on a single-layer pin grid array , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[15]  Atsushi Takahashi,et al.  A global routing method for 2-layer ball grid array packages , 2005, ISPD '05.