Finite state machine synthesis with concurrent error detection

A new synthesis technique for designing finite state machines with on-line parity checking is presented. The output logic and the next-state logic of the finite state machines are checked independently. By checking parity on the present state instead of the next state, this technique allows detection of errors in bistable elements (that were hitherto not detected by many previous techniques) while requiring no changes in the original machine specifications. This paper also examines design choices with respect to parity prediction circuits. Two such examined choices are the multi-parity-group and the single-parity-group techniques. A new state encoding technique based on the JEDI program is developed for the synthesis of the next-state logic with an additional parity output. Synthesis results produced by our proposed procedure for the MCNC'89 FSM benchmark circuits show on average a 25% reduction in literal counts compared to previous techniques.

[1]  A. Sangiovanni-Vincentelli,et al.  A synthesis and optimization procedure for fully and easily testable sequential machines , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Donatella Sciuto,et al.  An output/state encoding for self-checking finite state machine , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[3]  Rubin A. Parekhji,et al.  Concurrent error detection using monitoring machines , 1995, IEEE Design & Test of Computers.

[4]  Edward J. McCluskey,et al.  A design diversity metric and reliability analysis for redundant systems , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[5]  Donatella Sciuto,et al.  A state encoding for self-checking finite state machines , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[6]  Masood Namjoo,et al.  Techniques for Concurrent Testing of VLSI Processor Operation , 1982, ITC.

[7]  Ronald C. de Vries,et al.  Design of Self-Checking Sequential Machines , 1988, IEEE Trans. Computers.

[8]  John Paul Shen,et al.  Direct methods for synthesis of self-monitoring state machines , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[9]  Edward J. McCluskey,et al.  Design of Totally Self-Checking Comparators with an Arbitrary Number of Inputs , 1984, IEEE Transactions on Computers.

[10]  James E. Smith,et al.  Strongly Fault Secure Logic Networks , 1978, IEEE Transactions on Computers.

[11]  Regis Leveugle,et al.  Efficiency comparison of signature monitoring schemes for FSMs , 1995, Proceedings of ASP-DAC'95/CHDL'95/VLSI'95 with EDA Technofair.

[12]  Prithviraj Banerjee,et al.  RSYN: a system for automated synthesis of reliable multilevel circuits , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Nur A. Touba,et al.  Logic synthesis of multilevel circuits with concurrent error detection , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[14]  John F. Wakerly,et al.  Error detecting codes, self-checking circuits and applications , 1978 .

[15]  P. R. Stephan,et al.  SIS : A System for Sequential Circuit Synthesis , 1992 .

[16]  Nur A. Touba,et al.  Synthesis of Circuits with Low-Cost Concurrent Error Detection Based on Bose-Lin Codes , 1999, J. Electron. Test..

[17]  Niraj K. Jha,et al.  Design and synthesis of self-checking VLSI circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[18]  Régis Leveugle,et al.  Optimized Synthesis of Concurrently Checked Controllers , 1990, IEEE Trans. Computers.