Single-event upset sensitivity of latches in a 90nm dual and triple well CMOS technology