VHDL Structure & Syntax
暂无分享,去创建一个
This chapter diagrams VHDL design hierarchy, structure, and VHDL language syntax. It is organized into the following sections:
Design Hierarchy
Library Units
Declarations
Specifications
Use & Library Clauses
Sequential Statements
Concurrent Statements
Predefined Attributes
Package STANDARD
TEXTIO Package