Clocked Magnetostriction-Assisted Spintronic Device Design and Simulation

We propose a heterostructure device comprised of magnets and piezoelectrics, which significantly improves the delay and the energy dissipation of an all-spin logic (ASL) device. This paper studies and models the physics of the device, illustrates its operation, and benchmarks its performance using SPICE simulations. We show that the proposed device maintains low-voltage operation, nonreciprocity, nonvolatility, cascadability, and thermal reliability of the original ASL device. Moreover, by utilizing the deterministic switching of a magnet from the saddle point of the energy profile, the device is more efficient in terms of energy and delay and is robust to thermal fluctuations. The results of simulations show that compared to ASL devices, the proposed device achieves <inline-formula> <tex-math notation="LaTeX">$21\times $ </tex-math></inline-formula> shorter delay and <inline-formula> <tex-math notation="LaTeX">$27\times $ </tex-math></inline-formula> lower energy dissipation per bit for a 32-bit arithmetic-logic unit.

[1]  Caroline A. Ross,et al.  Structural and magnetic characterization of the intermartensitic phase transition in NiMnSn Heusler alloy ribbons , 2013 .

[2]  C. Leung,et al.  Spin-Valve Junction With Transfer-Free MoS2 Spacer Prepared by Sputtering , 2017, IEEE Transactions on Magnetics.

[3]  Azad Naeemi,et al.  BEOL scaling limits and next generation technology prospects , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[4]  S. Datta,et al.  Proposal for an all-spin logic device with built-in memory. , 2010, Nature nanotechnology.

[5]  Azad Naeemi,et al.  An Expanded Benchmarking of Beyond-CMOS Devices Based on Boolean and Neuromorphic Representative Circuits , 2017, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[6]  Supriyo Datta,et al.  Spin switches for compact implementation of neuron and synapse , 2014, 1404.2654.

[7]  He Zhang,et al.  Stateful Reconfigurable Logic via a Single-Voltage-Gated Spin Hall-Effect Driven Magnetic Tunnel Junction in a Spintronic Memory , 2017, IEEE Transactions on Electron Devices.

[8]  Run-Wei Li,et al.  Stretchable Spin Valve with Stable Magnetic Field Sensitivity by Ribbon-Patterned Periodic Wrinkles. , 2016, ACS nano.

[9]  Jae Young Lee,et al.  Alternate State Variables for Emerging Nanoelectronic Devices , 2009, IEEE Transactions on Nanotechnology.

[10]  L. Lim,et al.  Complete sets of elastic, dielectric, and piezoelectric properties of flux-grown [011]-poled Pb(Mg1∕3Nb2∕3)O3-(28–32)% PbTiO3 single crystals , 2008 .

[11]  I. Young,et al.  Design and Analysis of Si Interconnects for All-Spin Logic , 2014, IEEE Transactions on Magnetics.

[12]  Sachin S. Sapatnekar,et al.  CoMET: Composite-Input Magnetoelectric- Based Logic Technology , 2016, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.

[13]  Y. Zhang,et al.  Gate-driven pure spin current in graphene , 2017, 2017 IEEE International Magnetics Conference (INTERMAG).

[14]  I. Young,et al.  A proposal for a magnetostriction-assisted all-spin logic device , 2017, 2017 75th Annual Device Research Conference (DRC).

[15]  Kang L. Wang,et al.  Electric-poling-induced magnetic anisotropy and electric-field-induced magnetization reorientation in magnetoelectric Ni/(011) [Pb(Mg1/3Nb2/3)O3](1-x)-[PbTiO3]x heterostructure , 2011 .

[16]  I. Young,et al.  Circuit Simulation of Magnetization Dynamics and Spin Transport , 2014, IEEE Transactions on Electron Devices.

[17]  Dmitri E. Nikonov,et al.  Spin-Orbit Logic with Magnetoelectric Nodes: A Scalable Charge Mediated Nonvolatile Spintronic Logic , 2015, 1512.05428.

[18]  Tord Cedell,et al.  Magnetostriction, elastic moduli, and coupling factors of composite Terfenol‐D , 1994 .

[19]  A. Naeemi,et al.  Strain-Mediated Magnetization Reversal Through Spin-Transfer Torque , 2017, IEEE Transactions on Magnetics.

[20]  Azad Naeemi,et al.  Impact of dimensional scaling and size effects on beyond CMOS All-Spin Logic interconnects , 2014, IEEE International Interconnect Technology Conference.

[21]  Jacques-Olivier Klein,et al.  Failure and reliability analysis of STT-MRAM , 2012, Microelectron. Reliab..

[22]  Zhaohao Wang,et al.  Spintronic logic design methodology based on spin Hall effect–driven magnetic tunnel junctions , 2016, Journal of Physics D: Applied Physics.

[23]  Lawrence T. Pileggi,et al.  mLogic: Ultra-low voltage non-volatile logic circuits using STT-MTJ devices , 2012, DAC Design Automation Conference 2012.

[24]  Kailash Gopalakrishnan,et al.  Overview of candidate device technologies for storage-class memory , 2008, IBM J. Res. Dev..

[25]  Azad Naeemi,et al.  Impact of Dimensional Scaling and Size Effects on Spin Transport in Copper and Aluminum Interconnects , 2013, IEEE Transactions on Electron Devices.

[26]  Weisheng Zhao,et al.  Proposal for a graphene-based all-spin logic gate , 2015 .

[27]  Ehsan Afshari,et al.  Smart Detector Cell: A Scalable All-Spin Circuit for Low Power Non-Boolean Pattern Recognition , 2016, IEEE Transactions on Nanotechnology.

[28]  Jonathan Z. Sun.  Spin-current interaction with a monodomain magnetic body: A model study , 2000 .

[29]  Andrew Marshall,et al.  VerilogA based compact model of a three-terminal ME-MTJ device , 2016, 2016 IEEE 16th International Conference on Nanotechnology (IEEE-NANO).

[30]  Dmitri E. Nikonov,et al.  Static and Clocked Spintronic Circuit Design and Simulation With Performance Analysis Relative to CMOS , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[31]  Takashi Kimura,et al.  Giant spin-accumulation signal and pure spin-current-induced reversible magnetization switching , 2008 .

[32]  I. Young,et al.  Design and Analysis of Copper and Aluminum Interconnects for All-Spin Logic , 2014, IEEE Transactions on Electron Devices.

[33]  Mohammad Salehi Fashami,et al.  Magnetization dynamics, Bennett clocking and associated energy dissipation in multiferroic logic. , 2010, Nanotechnology.

[34]  Azad Naeemi,et al.  A Proposal for Energy-Efficient Cellular Neural Network Based on Spintronic Devices , 2016, IEEE Transactions on Nanotechnology.

[35]  D. Sander,et al.  The correlation between mechanical stress and magnetic anisotropy in ultrathin films , 1999 .

[36]  Azad Naeemi,et al.  Beyond-CMOS Device Benchmarking for Boolean and Non-Boolean Logic Applications , 2017, ArXiv.

[37]  Azad Naeemi,et al.  Electrical-Spin Transduction for CMOS-Spintronic Interface and Long-Range Interconnects , 2017, IEEE Journal on Exploratory Solid-State Computational Devices and Circuits.