Design Issues in the ISDN U-Interface Transceiver
暂无分享,去创建一个
[1] Danny Sallaerts,et al. Integrated Full-Digital U-Interface Circuit for ISDN Subscriber Loops , 1986, IEEE J. Sel. Areas Commun..
[2] Akihiko Takada,et al. A Line Termination Circuit for Burst-Mode Digital Subscriber Loop Transmission , 1986, IEEE J. Sel. Areas Commun..
[3] G. David Forney,et al. Efficient Modulation for Band-Limited Channels , 1984, IEEE J. Sel. Areas Commun..
[4] N. Holte,et al. A New Digital Echo Canceler for Two-Wire Subscriber Lines , 1981, IEEE Trans. Commun..
[5] David G. Messerschmitt. Asynchronous and Timing Jitter Insensitive Data Echo Cancellation , 1986, IEEE Trans. Commun..
[6] David D. Falconer,et al. Timing Jitter Effects on Digital Subscriber Loop Echo Cancellers: Part I - Analysis of the Effect , 1985, IEEE Transactions on Communications.
[7] Toshiro Suzuki,et al. Line Equalizer for a Digital Subscriber Loop Employing Switched Capacitor Technology , 1982, IEEE Trans. Commun..
[8] P. F. Adams,et al. Long reach duplex transmission systems for ISDN access , 1984 .
[9] Richard D. Gitlin,et al. Timing recovery in PAM systems , 1971 .
[10] R. Ravaglia,et al. A Comparison of Digital Subscriber Line Transmission Systems Employing Different Line Codes , 1981, IEEE Trans. Commun..
[11] D.A. Hodges,et al. A self-calibrating 15 bit CMOS A/D converter , 1984, IEEE Journal of Solid-State Circuits.
[12] David G. Messerschmitt,et al. Timing Recovery in Digital Subscriber Loops Using Baud-Rate Sampling , 1986, IEEE J. Sel. Areas Commun..
[13] Gianguido Rizzotto,et al. ECBM-Low-Cost Echo Canceller in a Silicon Boutique for Terminals, PBX's and CO Access , 1986, IEEE J. Sel. Areas Commun..
[14] David G. Messerschmitt,et al. Nonlinear Echo Cancellation of Data Signals , 1982, IEEE Trans. Commun..
[15] O. Agazzi,et al. Large-Scale Integration of Hybrid-Method Digital Subscriber Loops , 1982, IEEE Trans. Commun..
[16] David D. Falconer,et al. Investigation of Synchronization Parameters in a Digital Subscriber Loop Transmission System , 1986, IEEE J. Sel. Areas Commun..
[17] G. Ungerboeck,et al. Fractional Tap-Spacing Equalizer and Consequences for Clock Recovery in Data Modems , 1976, IEEE Trans. Commun..
[18] Jan-Olof Andersson,et al. An LSI Implementation of an ISDN Echo Canceller: Design and Network Aspects , 1986, IEEE J. Sel. Areas Commun..
[19] S. A. Cox. Clock sensitivity reduction in echo cancellers , 1985 .
[20] S. Ahamed,et al. A Tutorial on Two-Wire Digital Transmission in the Loop Plant , 1981, IEEE Transactions on Communications.
[21] James W. Modestino,et al. Modeling and Analysis of Error Probability Performance for Digital Transmission Over the Two-Wire Loop Plant , 1986, IEEE J. Sel. Areas Commun..
[22] R. Castello,et al. A ratio-independent algorithmic analog-to-digital conversion technique , 1984, IEEE Journal of Solid-State Circuits.
[23] Kazuo Murano,et al. DIGITAL SUBSCRIBER LOOP TRANSMISSION USING ECHO CANCELLER AND BALANCING NETWORKS. , 1985 .
[24] David G. Messerschmitt,et al. Timing Recovery in Digital Subscriber Loops , 1985, IEEE Trans. Commun..
[25] David G. Messerschmitt. A Transmission Line Modeling Program Written in C , 1984, IEEE Journal on Selected Areas in Communications.
[26] Akihiko Sugiyama,et al. An ISDN Subscriber Loop Transmission System Based on Echo Cancellation Technique , 1986, IEEE J. Sel. Areas Commun..
[27] K. Mueller,et al. Timing Recovery in Digital Synchronous Data Receivers , 1976, IEEE Trans. Commun..