A thermal performance measurement method for blind through silicon vias (TSVs) in a 300mm wafer
暂无分享,去创建一个
John H. Lau | Heng-Chieh Chien | Ming-Ji Dai | Ra-Min Tain | Ming-Jer Kao | Tzu-Kun Ku | Pei-Jer Tzeng | Wei-Chung Lo | Yu-Chen Hsin | Cha-Hsin Lin | Shang-Chun Chen | Jui-Chin Chen | Chien-Chou Chen | Yu-Lin Chao | Chi-Hon Ho
[1] T. Nakamura,et al. Intelligent image sensor chip with three dimensional structure , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).
[2] K. W. Lee,et al. Three-dimensional shared memory fabricated using wafer stacking technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[3] Katsuyuki Sakuma,et al. Three-dimensional silicon integration , 2008, IBM J. Res. Dev..
[4] Mitsumasa Koyanagi,et al. Future system-on-silicon LSI chips , 1998, IEEE Micro.
[5] Daniel Lu,et al. Materials for Advanced Packaging , 2008 .
[6] M. Koyanagi,et al. Three-Dimensional Integration Technology Based on Wafer Bonding With Vertical Buried Interconnections , 2006, IEEE Transactions on Electron Devices.
[7] Yu-Po Wang,et al. The advent of 3-D package age , 2000, Twenty Sixth IEEE/CPMT International Electronics Manufacturing Technology Symposium (Cat. No.00CH37146).
[8] J. Lau,et al. Advanced MEMS Packaging , 2009 .