Dopant-Segregated Schottky Source/Drain FinFET With a NiSi FUSI Gate and Reduced Leakage Current

Enhanced Dopant-segregated Schottky-barrier (DSSB) FinFETs combined with a fully silicided (FUSI) gate were fabricated via single-step Ni-silicidation. Both workfunction control of the gate and a lowered effective SB-height in the source/drain junctions are simultaneously achieved by the dopant-segregated silicidation process. Moreover, the leakage current was significantly reduced with the aid of deep source/drain implantation. Therefore, it can be expected that a DSSB device with a FUSI gate have several advantages as both a logic and nonvolatile memory device. First, for a logic device, it can provide low parasitic resistance and a tunable threshold voltage. Second, for a nonvolatile memory device, the increased workfunction due to the FUSI gate can enhance the erasing characteristics by suppressing the back tunneling of electrons from the gate side as well as the programming characteristics.

[1]  M.-R. Lin,et al.  Transistors with dual work function metal gates by single full silicidation (FUSI) of polysilicon gates , 2002, Digest. International Electron Devices Meeting,.

[2]  A.T. Wu,et al.  The effects of weak gate-to-drain(source) overlap on MOSFET characteristics , 1986, 1986 International Electron Devices Meeting.

[3]  H.-S.P. Wong,et al.  Fabrication of metal gated FinFETs through complete gate silicidation with Ni , 2004, IEEE Transactions on Electron Devices.

[4]  S.S. Wong,et al.  Enhancement of hot-electron currents in graded-gate-oxide (GGO)-MOSFETs , 1984, 1984 International Electron Devices Meeting.

[5]  Ying Zhang,et al.  Issues in NiSi-gated FDSOI device integration , 2003, IEEE International Electron Devices Meeting 2003.

[6]  Sungho Kim,et al.  Performance breakthrough in NOR flash memory with dopant-segregated Schottky-barrier (DSSB) SONOS devices , 2006, 2009 Symposium on VLSI Technology.

[7]  J. Koga,et al.  High-performance 50-nm-gate-length Schottky-source/drain MOSFETs with dopant-segregation junctions , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Technology, 2005..

[8]  Performance Fluctuation of FinFETs With Schottky Barrier Source/Drain , 2008, IEEE Electron Device Letters.

[9]  T. Skotnicki,et al.  Totally silicided (CoSi/sub 2/) polysilicon: a novel approach to very low-resistive gate (/spl sim/2/spl Omega///spl square/) without metal CMP nor etching , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[10]  J. Koga,et al.  Solution for high-performance Schottky-source/drain MOSFETs: Schottky barrier height engineering with dopant segregation technique , 2004, Digest of Technical Papers. 2004 Symposium on VLSI Technology, 2004..

[11]  Ming Qin,et al.  Investigation of Polycrystalline Nickel Silicide Films as a Gate Material , 2001 .

[12]  Jin-Woo Han,et al.  High speed Flash Memory and 1T-DRAM on dopant segregated Schottky barrier (DSSB) FinFET SONOS device for multi-functional SoC applications , 2008, 2008 IEEE International Electron Devices Meeting.