Wireless Communications have become a very attractive and interesting sector for the provision of electronic services. Mobile networks are available almost anytime, anywhere and the user's acceptance of wireless hand-held devices is high. The services, are offered, are strongly increasing due to the different large range of the users' needs. In our days, the wireless communication protocols have specified security layers, which support security with high level strength. These wireless protocols security layers use encryption algorithms, which in many cases have been proved unsuitable and outdated for hardware implementations. The software and especially the hardware implementations of these layers are proved hard process for a developer/implementer. The performance results of those implementations are not often acceptable for the wireless communication standards and demands. Especially in the hand held devices and mobile communications applications with high speed and performance specifications such implementation solutions are not acceptable. In this talk, first, the mobile communication protocols are introduced and their security layers are described. The software implementations results of the used cryptographic algorithms are given for a fair comparison with hardware. The available hardware devices and latest technologies are described. The VLSI implementation approaches are also demonstrated in details with emphasis on the problems that a hardware implementer has to solve. Flexible solutions are proposed in order the implementation problems to be faced successfully with today's needs of the mobile data transfers. Finally, recommendations and observations for the wireless security engines are discussed.
[1]
Nicolas Sklavos,et al.
Asynchronous low power VLSI implementation of the International Data Encryption Algorithm
,
2001,
ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).
[2]
William J. Bowhill,et al.
Design of High-Performance Microprocessor Circuits
,
2001
.
[3]
Nathalie Feyt,et al.
Hardware and Software Symbiosis Helps Smart Card Evolution
,
2001,
IEEE Micro.
[4]
Anantha Chandrakasan,et al.
Design and implementation of a scalable encryption processor with embedded variable DC/DC converter
,
1999,
DAC '99.
[5]
John B. Kam,et al.
Structured Design of Substitution-Permutation Encryption Networks
,
1979,
IEEE Transactions on Computers.
[6]
David M'Raïhi,et al.
Cryptographic smart cards
,
1996,
IEEE Micro.
[7]
Ruby B. Lee,et al.
Bit permutation instructions: architecture, implementation, and cryptographic properties
,
2004
.
[8]
Oliver Chiu-sing Choy,et al.
A low power asynchronous DES
,
2001,
ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).
[9]
Michael John Lomonaco.
Cryptarray A Scalable And Reconfigurable Architecture For Cryptographic Applications
,
2004
.
[10]
Akashi Satoh,et al.
An Optimized S-Box Circuit Architecture for Low Power AES Design
,
2002,
CHES.
[11]
Chris Weaver,et al.
CryptoManiac: a fast flexible architecture for secure communication
,
2001,
ISCA 2001.