A concurrent operating CDRAM for low cost multi-media

This paper describes a concurrent operating cache DRAM (CDRAM) for low cost multi-media systems, in which the program and graphic data coexist in the main memory. The concurrent operation of the DRAM and SRAM completely removes the idle cycles. As a result, the average access time is equal to the SRAM access time of 6.5 ns with 0.6 /spl mu/m CMOS process. The flash write and direct read/write are also useful for the multi-media systems.

[1]  Victor E. Lee,et al.  500 Mbyte/sec data-rate 512 Kbits*9 DRAM using a novel I/O interface , 1992, 1992 Symposium on VLSI Circuits Digest of Technical Papers.

[2]  Yasuhiro Konishi,et al.  A 100-MHz 4-Mb cache DRAM with fast copy-back scheme , 1992 .